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Abstract
Graphene is a two-dimensional sheet of carbon atoms with numerous envisaged
applications owing to its exciting properties. In particular, ultrahigh-speed
graphene ﬁeld eﬀect transistors (GFETs) are possible due to the unprecedented
carrier velocities in ideal graphene. Thus, GFETs may potentially advance the
current upper operation frequency limit of RF electronics.
In this thesis, the practical viability of high-frequency GFETs based on
large-area graphene from chemical vapour deposition (CVD) is investigated.
Device-level GFET model parameters are extracted to identify performance
bottlenecks. Passive mixer and power detector terahertz circuits operating
above the present active GFET transit time limit are demonstrated.
The ﬁrst device-level microwave noise characterisation of a CVD GFET
is presented. This allows for the de-embedding of the noise parameters and
construction of noise models for the intrinsic device. The correlation of the
gate and drain noise in the PRC model is comparable to that of Si MOSFETs.
This indicates higher long-term GFET noise relative to HEMTs.
An analytical power detector model derived using Volterra analysis on the
FET large-signal model is veriﬁed at frequencies up to 67 GHz. The drain
current derivatives, intrinsic capacitors and parasitic resistors of the closed-
form expressions for the noise equivalent power (NEP) are extracted from DC
and S-parameter measurements. The model shows that a short gate length
and a bandgap in the channel are required for optimal FET sensitivity.
A power detector integrated with a split bow-tie antenna on a Si substrate
demonstrates an optical NEP of 500 pW/Hz1/2 at 600 GHz. This represents
a state-of-the-art result for quasi-optically coupled, rectifying direct detectors
based on GFETs operating at room temperature.
The subharmonic GFET mixer utilising the electron-hole symmetry in
graphene is scaled to operate with a centre frequency of 200 GHz, the highest
frequency reported so far for graphene integrated circuits. The down-converter
circuit is implemented in a coplanar waveguide (CPW) on Si and exhibits a
conversion loss (CL) of 29 ± 2 dB in the 185-210 GHz band.
In conclusion, the CVD GFETs in this thesis are unlikely to reach the
performance required for high-end RF applications. Instead, they currently
appear more likely to compete in niche applications such as ﬂexible electronics.
Keywords: Field-eﬀect transistors (FETs), graphene, integrated circuits,
microwave ampliﬁers, millimetre and submillimetre waves, nanofabrication,
noise modelling, nonlinear device modelling, power detectors, subharmonic
resistive mixers, terahertz detectors, Volterra.
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Chapter 1
Introduction
High-frequency electromagnetic waves in the microwave (300 MHz to 100 GHz)
and terahertz (loosely deﬁned as 100 GHz to 10 THz) frequency regions of the
spectrum are used in numerous applications. Wireless technology that operates
in the lower-GHz range is a deﬁning factor of life today as an enabler of the
rapidly increasing ﬂow of data exchanged in modern society. In the THz
regime, historically niche applications in spectroscopy, earth remote sensing
and radio astronomy are dominating [1]. Nevertheless, more recently, interest
and practical implementation of THz in ﬁelds closer to everyday life, including
security and surveillance [2], medicine and disease diagnostics [3], and future
high-speed communication networks [4] have emerged.
Today, the lack of compact, room-temperature and aﬀordable sources and
transmitters, detectors and receivers hinders the full utilisation of the great
potential of THz waves. Attempts to bridge this so-called THz gap have been
initiated both by increasing in frequency from the electronics side [5] and by de-
creasing in frequency from the photonics side [6]. In solid-state technology, the
Schottky diode is the longtime workhorse for THz electronics [7]. Importantly,
the noise of high spectral resolution and diode-based heterodyne receivers has
a fundamental limit given by the conversion loss of the down-converting mixer.
An active receiver designed with ﬁeld-eﬀect transistors (FETs) permits
both potentially lower noise and a higher circuit integration level. Presently,
FETs are used in THz receivers to feed power to diode multiplier chains and
for intermediate frequency low-noise ampliﬁers (LNAs). Vast progress has
been achieved since the demonstration of the ﬁrst microwave GaAs MESFET
in 1967 [8] and the advent of the GaAs monolithic microwave integrated cir-
cuit (MMIC) technology during the 1970s [9]. Subsequently, the strategy to
achieve higher frequencies has been to scale to the shortest transistor channels
possible and use channel materials with the highest possible carrier velocities.
A milestone was the introduction of the GaAs high electron mobility transistor
(HEMT) [10]. The HEMT utilises a 2DEG channel to separate the carriers
from the impurity dopants. Currently, the leading FET technology is the InP
HEMT with maximum frequency of oscillation fmax = 1.5 THz [11] and cutoﬀ
frequency fT = 688 GHz [12]. This allows for the of design small-signal InP
HEMT ampliﬁers above 1 THz [11]. In addition, passive FET detectors are
used in low-spectral-resolution, incoherent receivers at several THz [13].
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Fig. 1.1: State-of-the-art de-embedded a) fT and b) fmax for HEMTs, Si CMOS,
CNT [11,17] and NW FETs [15,16] against reported intrinsic GFETs [11,17–21].
However, as shown in Fig. 1.1 the InP HEMT has seemingly reached its
performance limits in terms of gate length scaling. Moreover, the modern
III-V epitaxy enables the growth of pure InAs channels on InP substrates
to maximise the carrier velocity. Furthermore, InP HEMT is an expensive
and low-yield technology. Consequently, researchers constantly scrutinise new
device layouts and new candidate materials with potentially higher carrier
velocities for FETs to reach further into the THz range. In this context,
semiconducting carbon nanotubes (CNTs) [14] and wrap-around gated InAs
nanowires (NWs) [15,16] are explored. To date, they are not competitive with
the state-of-the-art technologies in Fig. 1.1 for high-frequency transistors.
In this thesis, the intrinsically high-mobility carbon material graphene [22]
is studied for use in high-frequency FETs. Graphene belongs to a group of
two-dimensional materials attracting signiﬁcant attention for electronics due
to their distinctive and diverse properties [23]. The toolbox contains zero-
bandgap materials (graphene, silicene and germanene), semiconductors (MoS2
and black phosphorous) and insulators (boron nitride). Potential applications
for these materials are found based both on their individual attributes and by
the utility enabled when stacked in heterostructures [24]. Notably, graphene
alone exhibits a set of qualities that open new possibilities. The electrical
conductivity together with bendability and transparency is advantageous for
touchscreens and transparent electrodes [25]. The low ratio of volume to area
combined with the ﬁeld eﬀect is favourable for sensors [26]. The outstanding
mobility and mechanical ﬂexibility make graphene a potential platform for the
next generation of high-speed transistors [17] and ubiquitous electronics [27].
The state-of-the-art high-frequency GFETs are summarised in Fig. 1.1.
Judging from the record intrinsic cutoﬀ frequency fT = 427 GHz [18], graphene
has an edge over CNTs and NWs and is even comparable to III-V HEMTs. In
the absence of a bandgap, the poor current saturation in GFETs results in low
fmax values. Moreover, there is an alarming discrepancy in the extrinsic values,
which include the parasitics and are limited to <50 GHz [19, 21]. The carrier
mobility in GFETs is currently greatly impeded by the oxides sandwiching
graphene. This may be solved by sandwiching graphene in hexagonal boron
nitride (h-BN) [28]. However, there is presently no in situ growth method for
wafer-scale h-BN/graphene/h-BN heterostructures.
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Fig. 1.2: The block diagram of a typical heterodyne receiver. The mixer is not
present in an incoherent receiver, resulting in lower spectral resolution.
An essential objective of this thesis work was to advance the wafer-scale
GFET technology. Consequently, a fabrication process for GFETs on graphene
grown by chemical vapour deposition (CVD) on copper foils and transferred to
silicon substrates [29] was developed. The process presented in this thesis can
be transferred to full wafer-scale [30] and potentially to ﬂexible substrates [27].
The main contributions to the ﬁeld of graphene high-frequency electronics are
divided into two categories. First, the extraction of models to perceive current
and fundamental problems for GFETs is described. Second, the fabrication of
circuit demonstrators towards a GFET THz detector focal-plane array [31] and
a GFET-based millimetre wave heterodyne receiver is described (Fig. 1.2).
The model highlight is the veriﬁcation of analytical expressions for the FET
power detector ﬁgures of merit based on a Volterra analysis of the nonlinear
FET equivalent circuit [Paper A]. The missing bandgap, rather than the low
mobility, is implied to be the major obstacle for higher GFET sensitivity.
Moreover, noise models of active microwave GFETs for small-signal IF
ampliﬁers are extracted to establish a ﬁrst indication of the long-term prospects
of the GFET noise performance [Paper F]. The noise correlation factor and
the gate length normalised noise ﬁgure are comparable with Si MOSFETs.
Future studies will establish whether higher-quality gate stacks improve the
correlation or if it is fundamental to the device structure.
The demonstrator highlights are the subharmonic GFET mixer scaled to
a record frequency of 200 GHz for integrated graphene circuits [Paper C] and
the quasi-optical GFET detector with record sensitivity at 600 GHz [Paper B].
The subharmonic mixer operation is inherent in graphene due to the symmetry
of electron and hole carriers [32] and is advantageous at millimetre waves to
allow a lower frequency for the high-power local oscillator (LO) source.
1.1 Thesis outline
The thesis chapters introduce graphene and microwave technology in a wider
context to set the scene for the appended papers. Chapter 2 compares the
relevant theoretical electronic properties of graphene to the current practical
status of graphene synthesis. Chapter 3 describes the ﬁgures of merit and
methods of characterisation and modelling for active and passive microwave
and THz GFETs. Chapter 4 presents the technological background for the
integrated GFET circuit demonstrators. Chapter 5 ﬁnally draws summarising
conclusions out of which future work directions are identiﬁed.
4 Chapter 1. Introduction
Chapter 2
Graphene properties for
high-speed electronics
Fast microwave FETs are core building blocks, i.e., in high-speed communica-
tion networks. To realise such a device, the carrier transit time under the gate
must be short. This necessitates a short gate length transistor and a channel
material with the highest possible carrier velocity. This chapter presents the
theoretical potential and practical limitations of graphene in this context to
understand the current performance and future improvements of GFETs.
2.1 Graphene band structure
Graphene consists of a monolayer of carbon atoms in a hexagonal lattice, con-
nected via sp2-hybridisation, as shown in Fig. 2.1a). In graphene, each atom
has three neighbours connected by strong covalent, in-plane σ-bonds. Whereas
these electrons are localised, deﬁning the carbon-carbon binding distance of
aC−C = 1.42 A˚, the remaining valence electrons are delocalised in out-of-plane
covalent π-bonds as illustrated in Fig. 2.1b). The span of the π-orbitals deﬁnes
the thickness of graphene as 0.34 nm. The σ-bonds constitute the mechan-
ical strength of graphene, whereas the electrons in π-bonds account for its
electrical conductivity. In principle, the π-electrons move in a plane outside
the graphene sheet, resulting in a negligible lattice collision rate and an ex-
traordinary carrier velocity given an applied electric ﬁeld. Often, single-layer
or monolayer graphene is clearly emphasised to distinguish it from bilayer or
few-layer graphene (> 2 layers), with distinctively diﬀerent properties. Unless
explicitly stated, in this thesis, graphene refers to a monolayer material.
Understanding the unique electrical properties of graphene starts with the
knowledge of its energy dispersion (electronic band structure), i.e., the energy-
momentum relation for electrons and holes, ﬁrst derived in 1947 [33]. Using
a nearest neighbour tight-binding (NNTB) approximation of the honeycomb
lattice, the dispersion of the π-electrons [23] can be expressed as
E(k) = ±γ
√
1 + 4 cos
√
3a
2
kx cos
a
2
ky + 4 cos2
a
2
ky, (2.1)
5
6 Chapter 2. Graphene properties for high-speed electronics
a) b)
π-electron
sp2
sp2sp2
Carbon nuclei
π-electron
Fig. 2.1: a) Graphene honeycomb lattice. b) Visualisation of electron clouds in sp2-
hybridisation, localised in plane σ-bonds and out of plane delocalised π-electrons [34].
where γ = 2.8 eV is the nearest neighbour overlap energy, and the constant
a =
√
3aC−C = 2.46 A˚. In Eq. 2.1, which is derived under the assumption
of electron and hole symmetry, the plus and minus signs correspond to the
conduction (π∗) and valence (π) bands, respectively. The NNTB model agrees
well with ab initio calculations within ± 1 eV of the intrinsic Fermi energy
level, EF = 0 eV, where the conduction and valence bands touch without a
bandgap. The bandstructure of graphene is illustrated in Fig. 2.2.
The performance of graphene-based electronic devices is governed mainly
by the dispersion when |E| < 0.4 eV, the EF range reachable by ﬁeld- or
impurity-induced carriers. This corresponds to the regions closest to the six K
and K′ points of the ﬁrst Brillouin zone. Here, the energy-momentum relation
is further simpliﬁed to a cone - see the inset of Fig. 2.2 - given by
E(k) = ±vF
√
k2x + k
2
y. (2.2)
In Eq. 2.2,  is Planck’s constant, and vF= 3γa/2  108 cm/s is the Fermi
velocity (upper limit of the carrier velocity) in graphene within the tight bind-
ing approximation. The linear dispersion indicates massless particles described
by the Dirac equation, giving the names Dirac points where the conduction and
valence bands meet. These massless particles, the so-called Dirac fermions,
represent the origin of the superior carrier mobilities expected in graphene.
2.2 Carrier transport in graphene
The high-frequency performance of FETs depends on the carrier dynamics in
the channel, quantiﬁed by the mobility and peak velocity, i.e., the response
of the carriers to an applied electric ﬁeld. Graphene is compared with Si,
III-V semiconductors and single-layer MoS2 in Table 2.1. The intrinsic cut-
oﬀ frequency, i.e., the high-frequency limit of a material, can be related to
these properties. In principle, fT,int =
v
2πLg
, where the carrier velocity in the
channel is ultimately bound by the peak velocity v = vpeak. In practice, the
importance of the peak velocity increases compared to the mobility due to
higher electric ﬁelds when scaling the gate length. Clearly, graphene appears
to be an outstanding candidate to reach extremely high frequencies.
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Fig. 2.2: Band structure of graphene in the tight binding approximation within the
1st Brillouin zone (Eq. 2.1). Inset shows the famous Dirac cone (Eq. 2.2).
Table 2.1: Eﬀective mass, low-ﬁeld mobility, peak velocity and bandgap of low-
doped semiconductors at room temperature. ∗Intrinsic, n ∼ 1012 cm−2.
MoS2 Si GaN GaAs InAs InSb Graphene∗
m∗e/m0 0.6 0.98 0.19 0.063 0.023 0.015 0
μe (cm2/Vs) 100 [35] 1,400 1,600 8,000 33,000 88,000 200,000 [36]
μh (cm
2/Vs) - 500 200 400 500 850 200,000
vpeak (10
7 cm/s) 0.3 [35] 1 2.4 1.8 3.5 5 ∼ 10
Eg (eV) 1.8 1.12 3.4 1.43 0.36 0.18 0
However, in device fabrication, a substrate and gate dielectric sandwich
are usually required. Unless care is taken, this leads to increased scattering
of the out-of-plane electrons and degradation of the ideal values in graphene.
Accordingly, most results are in the diﬀusive transport regime with a carrier
mean free path shorter than the sample length. In the diﬀusive limit, the con-
ductivity is given by σ−1 = (nqμC + σmin)
−1
+ρs [28,37]. Here, μC models the
mobility due to long-range Coulomb scattering, and ρs models the short-range
scattering from neutral defects in the graphene lattice. Furthermore, σmin is
the residual conductivity due to remaining carriers when biasing for the Fermi
level to lie at the Dirac point of the electronic spectrum. In samples with
high impurity concentration, σ ∝ n at high carrier densities, with Coulomb
scattering being the dominant mechanism [22, 38]. However, in cleaner sam-
ples, a sublinear σ(n) is found, attributed to short-range scattering [28, 39].
In addition to the diﬀusive regime, ballistic transport has been reported from
cryogenic temperatures all the way up to room temperature [40–42]. Note
also that the sublinear σ∝ √n has been interpreted as ballistic transport in
suspended graphene with a micrometre mean free path comparable to the sam-
ple dimensions [40]. The mechanisms governing the concentration, minimum
conductivity, mobility and mean free path in graphene are discussed next.
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in graphene compared with an AlGaAs/GaAs 2DEG with ns = 0.67 ·1012 cm−2 [44].
2.2.1 Gate-induced versus residual carrier concentration
Due to the gapless spectrum of graphene, either electron or hole carriers may
be induced by shifting the Fermi level. This can be accomplished via the ﬁeld
eﬀect [22], charge transfer from metal contacts to graphene [43] or molecules
adsorbed on the graphene surface [26]. The carrier concentration versus the
Fermi level and the density of states (DOS) versus energy level in graphene at
room temperature are plotted in Fig. 2.3. The carrier density can easily exceed
that of a two-dimensional electron gas (2DEG) where ns ∼ 1012 cm−2 [44]. In
fact, with the Al2O3 dielectric in the devices fabricated as part of this thesis,
n > 1 · 1013 cm−2 is easily attained at a top-gate voltage Vg  5 V.
Importantly, without external bias and at room temperature, the thermal
carrier concentration in the absence of a bandgap is given by
nth =
π
6
(
kBT
vF
)2
, (2.3)
which results in nth = 8·1010 cm−2. The concentration of carriers is identically
zero only at T = 0 K, for ideal and perfectly clean graphene. All experimental
graphene, however, requires an additional parameter to explain the behaviour
at the minimum conductivity point, i.e., the gate voltage that most closely
corresponds to the Dirac point of the electronic spectrum. This parameter is
the so-called residual carrier density, n0. In particular, σmin exhibits a wider
plateau at room temperature [38] and a weaker temperature dependence upon
cooling than expected solely from thermal generation [40]. It is the result
of a spatially inhomogeneous potential created by impurities in the substrate
or at the graphene-substrate interface, with concentration nimp [39]. As a
consequence, the degree of disorder and thus the residual carrier concentration
are highly substrate-dependent properties. It ranges from 1011 − 1012 cm−2
on SiO2/Si samples [38] via ∼ 1010 cm−2 on h-BN [28] to ∼ 108 cm−2 in a
current-annealed, suspended sample [37]. As a rule of thumb, the temperature
dependence of σmin is suppressed unless kBT > Epuddle = vF
√
πn0.
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2.2.2 Extraction of the low-ﬁeld mobility
At low transverse electric ﬁelds, the carrier drift velocity is linear in ﬁeld
strength with the low-ﬁeld mobility, vdrift =μE . The carrier mobility is thus
a decisive property for the FET speed at long gate lengths. Several distinct
ways to extract the carrier mobility exist, and some care should be taken in
comparing the values obtained by the diﬀerent methods [45].
First, the Hall eﬀect mobility in graphene can be measured on a dedicated
Hall bar [22,40] or van der Pauw [46,47] structure with the aid of a transverse
magnetic ﬁeld. Because the mobility and the carrier concentration appear as
a product in the expression for resistivity, a Hall measurement is the only
method that unambiguously separates them.
Second, the conductivity mobility deﬁned explicitly by μ ≡ σnq is sometimes
reported for graphene [22, 41, 48]. The conductivity, σ, is derived from the
four-contact resistance of a graphene patch with well-deﬁned dimensions. The
carrier density, n, is estimated via the gate capacitance and voltage.
Third, the ﬁeld-eﬀect mobility deﬁned by the slope of the conductivity
curve μ ≡ 1Cg dσdVg is occasionally presented [28, 49]. Likely the most common
method for graphene is a variant of the ﬁeld-eﬀect mobility based on ﬁtting of
the GFET transfer characteristics [50]. This is valid for samples with mobility
limited by charged impurity scattering, where σ ∝ n, which yields one carrier-
density-independent value for conductivity mobility. The contact resistance is
excluded by ﬁtting to the complete expression
Rtot = 2Rc +Rchannel = RS +RD +
Lg
Wgqμ
√
n20 +
(
Cg(Vg−VDirac)
q
)2 , (2.4)
where 2Rc is the sum of the drain and source contact resistances. This is the
method of choice to extract mobility for the GFETs reported in this thesis
because no special test structure is required to be fabricated.
2.2.3 Limitations on the low-ﬁeld mobility in graphene
The dielectric environment in most cases limits transport in graphene to the
diﬀusive regime. Several carrier scattering mechanisms recognised to limit the
mobility of graphene are listed below. The list starts from the fundamental
mechanisms and moves on to the detrimental limitations of the common SiO2
substrates, and the discussion ﬁnally moves on to its possible replacement.
• Longitudinal acoustic phonons (LAP) [36]: The theoretical upper
bound for mobility is set by the LAP interaction. It contributes with the
resistivity of 30 Ω/sq at room temperature independent of concentration
[36]. Although this results in a mobility μ ∼ 200, 000 cm2/Vs at a carrier
concentration n = 1012 cm−2, it drops rapidly as μ ∝ 1/n.
• Charged impurities (Coulomb scattering) [38, 39]: For graphene
on SiO2, the phonon scattering is masked by typical impurity densities
which limit the experimental mobility to ∼ 10, 000 cm2/Vs [22,50].
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Table 2.2: Temperature dependence of resistivity, ρ, as a result of scattering mech-
anisms in graphene. E0 is the energy of the surface optical phonon mode.
Scattering mechanism T interval T dependence
Longitudinal acoustic phonons [36] T > 20 K ρ ∝ T
Charged impurities (Coulomb) [36] ∀ T None
Remote interfacial phonons [36] ∀ T ρ ∝ 1
eE0/kBT−1
Flexural phonons [52] ∀ T ρ ∝ T 2
• Remote interfacial phonons (RIP) [36,51]: Even in the ideal case of
no charged impurities, the lowest RIP mode of SiO2 (59 meV) would set
an upper limit of 40,000 cm2/Vs at room temperature [36]. Exchanging
the SiO2 substrate for a high-ε substrate screens the impurities but at
the expense of low-energy surface optical phonons. This increases RIP
scattering and results in a small improvement at 300 K [51].
• Flexural phonons (FP) [52]: This represents a dominant mechanism
of scattering in free-standing graphene samples. It consists of static
ripples introduced on rough substrate surfaces that are frozen in when
suspending the graphene.
Along these lines, h-BN provides an alternative substrate with a number
of valuable properties [28]. It has the same hexagonal structure as graphene
with a lattice mismatch of only ∼ 2%. The surface of h-BN is inert, drastically
reducing the attachment of impurities compared with SiO2. As a result, one
beneﬁts from the higher RIP modes of h-BN (>100 meV) while maintaining
the gating ability of SiO2 (εh−BN ∼ εSiO2) and without losing performance
due to the weak impurity screening. At room temperature, graphene on h-
BN [42] may show signiﬁcantly higher mobility than suspended graphene [52].
Graphene conforms to the extremely smooth surface of h-BN, therefore limit-
ing the scattering on graphene ripples. In fact, mobilities at the LAP limit at
room temperature have been shown for graphene encapsulated in h-BN [41].
In addition, h-BN would allow for beneﬁts in cooled graphene devices, as con-
cluded from Table 2.2. At carrier concentrations n  nth, the mobility has an
inverse temperature dependence compared with the resistivity. The large-scale
feasibility of graphene and h-BN synthesis is discussed in Section 2.3.
2.2.4 High-ﬁeld carrier velocities in graphene
In general, in high electric ﬁelds, the carrier velocity reaches a peak value before
approaching the saturated velocity. However, in graphene, a soft saturation
without peak is observed, which is described by [48]
vdrift =
μE(
1 + (μE/vsat)γ
)1/γ , (2.5)
where μ is the low-ﬁeld mobility, and vsat is the saturated carrier velocity. At
short gate lengths, the saturation velocity is thus a more crucial parameter for
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graphene than the mobility to make a fast FET. The saturation velocity in
graphene is bound by the optical phonon energy, the carrier concentration and
the temperature as a result of phonon occupation, NOP = 1/(e
ωOP /kBT − 1).
This can be well predicted by the simple model
vsat =
2ωOP
π
√
πn
√
1− ω
2
OP
4πnv2F
1
NOP + 1
. (2.6)
For ideal graphene, the saturation velocity is theoretically bound by the Fermi
velocity, vF = 10
8 cm/s, by the intrinsic phonon mode, ωOP = 160 meV,
in the limit of low carrier concentration. On SiO2, however, it is severely
deteriorated as a result of the substrate surface optical phonon mode with
lower energy, ωOP = 55 meV [48]. Consequently, the extracted vsat on SiO2
and SiC is in the range of 1−2 ·107 cm/s. Higher drift velocities by a factor of
two should be possible if the substrate limitation can be overcome. In addition,
for nanometre sized GFETs, the high-frequency limit can be enhanced by
transient velocity overshoot [53], observed also in III-V semiconductors [44].
2.2.5 Opening a bandgap in graphene
In GFETs, a bandgap in graphene is desirable for improved performance of
the devices. Two main routes are to induce it either by lateral conﬁnement in
a graphene nanoribbon or by a perpendicular ﬁeld in bilayer graphene.
First, in graphene nanoribbons, the bandgap depends inversely on the
width, w, as Eg = α/w. The proportionality constant crucially depends on
the edge structure and roughness [54]. Ribbons prepared by electron beam
lithography and oxygen plasma etching have well-deﬁned orientation in ar-
rays. However, the edge roughness sets limits on α = 0.2 eV·nm and the
width is restricted to w > 10 nm [55]. Moreover, ribbons thermally exfoliated
from graphite and sonicated enabled w ∼ 2 nm [56]. In addition, these rib-
bons had signiﬁcantly smoother edges. Consequently, for α = 0.8 eV·nm, a
large Eg ∼ 0.4 eV and an ION/IOFF ratio ∼ 106 at room temperature were
demonstrated. The disadvantages include random positions, directions and no
control of ribbon sizes. Similarly, isolated sub-nanometre ribbons with per-
fect edges have been fabricated by self-assembly [57]. However, without the
possibility for array fabrication, they are useless for microwave transistors.
Second, breaking bilayer graphene symmetry opens a bandgap [58]. Dif-
ferent amounts of carriers are introduced in the two layers from the top and
bottom sides of the bilayer. Preferably for applications, double-gated FETs
have been used to introduce a tuneable bandgap [59]. A gap up to 0.25 eV [58]
and an on-oﬀ ratio ∼ 100 at room temperature [59] was achieved using com-
bined top and backgates. Another option is the use of substrates with built-in
ﬁelds, such as SiC [60] or ferroelectric LiNbO3 [Paper H].
However, the mobility in graphene severely degrades as a sizeable bandgap
is opened, following the same trend as for conventional semiconductors [17].
The highest mobilities reported at room temperature for 20 nm and 50 nm wide
graphene nanoribbons are 2,000 cm2/Vs and 3,000 cm2/Vs, suspended [61]
and on substrate [62], respectively. In the same way for bilayer graphene,
the intrinsic mobility is severely degraded by the re-shaped bandstructure to
∼ 10, 000 cm2/Vs at a sizeable bandgap necessary for applications [63].
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Fig. 2.4: Optical identiﬁcation of single-layer graphene on SiO2/Si substrate by a)
exfoliation and b) CVD growth on Cu catalyst in a virtually hole-free area. The
insets show the respective Raman signature characteristic of monolayer graphene.
2.3 Practical status of graphene synthesis
The term graphene has diﬀerent meanings depending on the intended appli-
cation, e.g., in terms of number of layers, electronic quality or visual trans-
parency. This subsection describes the graphene synthesis methods relevant
within the scope of this thesis. It concludes with the motivation and implica-
tions of the graphene used for the device and circuit demonstrators herein.
2.3.1 Exfoliation from highly ordered graphite
Mechanical exfoliation provides graphene of highest quality for fundamental
research, whereas liquid phase exfoliation provides inexpensive graphene in
large quantities for low-cost and low-performance applications.
The Scotch tape method, i.e., peeling oﬀ single layers from bulk graphite,
was ﬁrst demonstrated systematically in 2004 [22]. It still produces the highest
mobility and lowest defect density graphene. The best mobilities both in
suspended samples at T = 240 K of ∼100,000 cm2/Vs [40] and at 5 K of
1,000,000 cm2/Vs [52] as well as on substrate (hexagonal boron nitride) at
T = 230 K of ∼100,000 cm2/Vs [49] and at 4 K of ∼140,000 cm2/Vs [49] use
mechanically exfoliated material at a carrier density of 1011 cm−2. Translated
to a mean free path, this means micrometre-scale ballistic transport. The
GFETs in [Paper D] and [Paper E] are fabricated on exfoliated graphene. A
ﬂake made by mechanical exfoliation of is shown in Fig. 2.4a).
On the other end of the scale, mass exfoliation from graphite ﬂakes in liq-
uids by sonication or shear-mixing produces few-layer graphene ﬂakes suitable
for inkjet printing [64]. The resulting graphene is multi-ﬂake but could reach
acceptable sheet resistance for certain applications and mobility comparable
to metal oxide semiconductors such as IGZO for ﬂexible active devices.
2.3.2 Graphene and h-BN synthesis by CVD
The possibility of growing thin graphitic ﬁlms by CVD on diﬀerent metal
surfaces has been long explored. The development led to the currently most
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promising technique for the CVD growth of single-layer graphene, which is on
Cu foils [29]. Graphene is formed on Cu mainly by the surface-catalysed de-
composition of a methane precursor, given the extremely low carbon solubility
in Cu [65]. Once a layer of graphene covers the surface, the catalytic eﬀect
ceases, which results in a growth closely self-limited to a single layer. Indeed,
up to 95% of the grown material can be controlled to be monolayer.
In this thesis, graphene was grown on 50 μm thick and 99.995+ % purity
Cu foil in a cold-wall CVD system (Black Magic, AIXTRON), based on the
recipe by Sun et al. [66]. The foils are pre-cleaned in acetone, isopropanol and
acetic acid to remove organic contaminants and native oxides. The copper is
annealed in situ for 5 min in 20 sccm H2 and 1,000 sccm Ar ∼ 1, 000 ◦C. In
addition to having a reductive eﬀect on remaining oxygen, this increases the
grain size of the Cu, thus improving the domain size of the grown graphene.
Finally, the carbon precursor gas, 30 sccm methane (CH4) diluted to 5% in Ar,
is introduced. After 5-10 min, while maintaining a temperature ∼ 1, 000 ◦C,
the methane gas is turned oﬀ and the catalyst is cooled to room temperature.
The major drawbacks of the in-house CVD growth reactor are the poor
temperature control and uniformity over the copper surface [67]. Uncontrolled
growth temperature and excess particle contamination in the system lead to
variations of the graphene nucleation density. The resulting ﬁlms consist of
many small, coalesced graphene domains ( 5 μm) with diﬀerent orientations
(Fig. 2.5). Between the domains, the grain boundaries act as line defects that
increase the carrier scattering and deteriorate the graphene mobility. Never-
theless, the Raman spectra of the in-house CVD graphene in a low-doped area
[Paper H] is comparable to the exfoliated samples. Consequently, the CVD
graphene exhibits I2D/IG ∼ 2, an FWHM of the 2D peak ∼ 35 cm−1 and only
a small D peak ID/IG ∼ 0.2, as shown in Fig. 2.4b).
Recently, tremendous eﬀorts have been undertaken by many research groups
to reduce the nucleation density and grow large single-domain graphene crys-
tals. These include optimisation of the methane partial pressure [68], pre-
growth polishing of the Cu foil to remove defects and grain boundaries which
act as nucleation centres [69], non-reducing pre-annealing conditions to reduce
the graphene nucleation by remaining copper oxide [70] and even intentional
passivation with oxygen [71]. Altogether, centimetre-scale isolated and ran-
domly positioned grains have been achieved with an order of magnitude better
mobility. The growth time, however, is inherently longer due to the low car-
bon source supply and can be up to several days. Notably, for continuous ﬁlms
suitable for device applications, the largest grain size reported is ∼ 1 mm [46].
Graphene and atomically ﬂat hexagonal boron nitride should be considered
as a system and preferably be synthesised in situ by CVD at the wafer scale.
Recently, it has been shown that single-domain CVD graphene on exfoliated h-
BN can reach mobilities on the same order as exfoliated samples [42]. However,
the CVD growth of h-BN on metal catalysts or catalyst-free graphene growth
directly on h-BN is much less mature, with limited domain size and poor layer
control [72]. Diﬀerent experimental conditions have been explored, including
wet layer-by-layer transfer of CVD graphene from Cu foil onto CVD h-BN
from Fe foil [73], CVD growth of nanometre graphene ﬂakes onto exfoliated
h-BN [74] and sequential growth of CVD graphene onto CVD h-BN on Cu [75].
None of the above are repeatable processes at the wafer scale.
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Fig. 2.5: SEM images of as-synthesised in-house CVD graphene on Cu foil that
demonstrates a) the high nucleation density on a partially covered sample and in b)
mutually rotated graphene domains on a continuously grown sample.
2.3.3 Transfer of CVD materials to insulating substrates
For material characterisation and device fabrication, the CVD graphene must
be moved to an electrically insulating substrate. Commonly, a temporary
PMMA resist ﬁlm is spun onto the graphene surface, whereas the copper is
etched away [66] or separated by the H2 bubbling process [76], the method
of choice in this thesis. Utilising a semi-rigid plastic frame reduces the oc-
currences of wrinkles and holes while facilitating convenient handling. The
resulting transferred graphene to SiO2/Si is presented in Fig. 2.4b). Simul-
taneously, the transfer is a major drawback of the CVD graphene. A severe
transfer-related issue is the extrinsic reduction of mobility from PMMA residu-
als and water trapped at the graphene substrate interface. The water molecules
act as acceptors, sometimes resulting in strong and unrepeatable p-type ﬁlms.
For high-temperature, post-transfer annealing to be eﬀective in removing such
contaminations and improving the electric quality of graphene, large-scale h-
BN supports are required [28]. In addition, dry transfer of CVD graphene
has been demonstrated using van der Waals forces on the scale of h-BN ﬂake
sizes [42] and at the large wafer scale using thermal release tape [25].
2.3.4 Sublimation and CVD growth on SiC
Graphene can be grown on SiC substrates either by thermal sublimation of
Si from the surface at high temperature or by CVD from a gaseous precur-
sor. A main advantage is that direct growth of graphene on a semi-insulating
substrate is possible, without the need for transfer processes.
Sublimation from the Si-face of SiC can be relatively well controlled; both
monolayer and Bernal stacked bilayer are feasible [77]. The ﬁrst attempts at
vacuum at T ∼ 1, 200 ◦C resulted in small ﬂakes and a rough sample sur-
face. Later, it was found that the presence of an inert gas, typically 1 atm
Ar [77], limits the Si desorption rate and allows growth temperatures up to
2, 000 ◦C. The diﬀerent growth kinetics result in a smoother surface covered
by larger area domains. Room temperature mobility values of Si-face subli-
mated graphene are limited by low-energy phonons to below 1, 000 cm2/Vs
at an electron concentration of ∼ 1013 cm−2. This mobility is enhanced by
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hydrogen intercalation, eﬀectively decoupling the graphene from the substrate
to make it quasi-free-standing, to 3, 000 cm2/Vs [78].
Recently, the CVD growth on the Si-face of SiC including in situ hydrogen
intercalation was reported for synthesis of both monolayer [47] and bilayer [60]
graphene. The obtained hole concentration was shown to closely match that
induced by the spontaneous polarisation of the SiC substrate, indicating the
high quality of the ﬁlms. Accordingly, the mobilities reach 6,000 cm2/Vs as
measured over 10×10 mm2 areas. Due to the pre-growth surface annealing
step used in both the sublimation and CVD methods, step bunching on the
SiC surface occurs. Terraces of 5-10 μm width form where the grown graphene
is mono- or bilayer, depending on the recipe, whereas on the 5-10 nm steps
separating the terraces, an additional layer forms. Smaller terrace widths
and step heights and higher mobilities occur closer to the SiC wafer centre,
indicating the importance of a high-quality starting material [47].
Controlling the sublimation rate of silicon from the C-face of SiC is more
challenging, and stacks of mutually rotated, decoupled monolayers are formed.
Nevertheless, the C-face epitaxial graphene displays up to several times higher
mobility than the Si-face [79], as a result of a diﬀerent interface structure,
proving its potential for high-frequency electronics.
2.3.5 Which type of graphene and why?
Considering applications of graphene, the described large-volume production
methods can be divided as suitable either for high-performance electronics
in which a higher cost is acceptable or for mass deployment in medium-
performance applications where a lower cost is necessary. In both cases, bilayer
graphene is desirable for electronics because it allows a bandgap to be opened.
The graphene on SiC belongs to the ﬁrst category. Directly synthesised
on a semi-insulating substrate, it is mainly well suited for RF electronics and
resistance standards [80]. Moreover, the growth of bilayer graphene is well
controlled, and a bandgap may be induced in this material for free due to the
spontaneous polarisation of the SiC substrate.
The CVD graphene has prospects mostly for the second category. The
transfer of CVD graphene is both a major advantage in terms of versatility, in
that it can be transferred from the catalyst to any host substrate in principle,
and a quality and reproducibility issue at the same time. The transfer allows
for applications in transparent conductors [25] and as a ubiquitous platform
for ﬂexible active devices on plastics [27]. In addition, CVD graphene can
potentially be integrated into standard CMOS processes, in the back-end-of-
line after careful consideration of the temperature budget and metal cross-
contamination from etched Cu foil residuals [30]. However, the growth of
continuous AB-stacked bilayer graphene by CVD is not yet achieved. Some
eﬀorts utilise the catalytic eﬀect of Cu in a region spatially separated from the
growth region [70]. Bilayer crystals with mobility of ∼20,000 cm2/Vs and a
bandgap opened by a vertical ﬁeld have been grown on the outside of a Cu foil
enclosure, using carbon diﬀused from the catalytically active inner surface [81].
Printed graphene from ﬂakes exfoliated in liquid may complement CVD
graphene in interconnects and transparent conductors where a higher sheet
resistance is acceptable to make a universal electronics platform.
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In summary, the applicability of CVD graphene to diﬀerent substrates best
enables the exploitation of the unique properties of graphene as a material for
the opening of new niche applications. Furthermore, to conform with utility in
applications, continuous CVD graphene is used throughout this thesis, despite
its lower mobility < 2, 000 cm2/Vs [66]. A condensed summary of the synthesis
methods discussed is given in Table 2.3. For graphene to ever compete with
III-V high-speed devices, a major breakthrough in the synthesis of h-BN and
large-domain bilayer graphene heterostructures at the wafer scale is necessary.
Table 2.3: Comparative summary of graphene growth methods and associated
properties relevant to applications. The mobility values are for supported graphene
on the following substrates and at room temperature: 1) SiO2/Si and
2) h-BN. For
the CVD growth on Cu foil, † isolated single crystals and ‡ coalesced continuous ﬁlm.
Scalability
limit
Layer
control
Domain
size
Mobility(
cm2/Vs
) Cost Versatility
Mechanical
exfoliation [49]
Graphite
grains
Poor < 1 mm
20,0001)-
100,0002)
High Research
CVD† on
Cu-foil [71]
Domain
size
Good
(≤ 1L) < 50 mm
10,0001)-
30,0002)
High Medium
CVD‡ on
Cu-foil [46]
Reactor
dimensions
Good
(≤ 1L) < 1 mm < 6,000
1) Medium High
Sublimation
Si-face [78]
SiC wafers
< 6 inch
Good
(≤ 2L) < 10 μm < 3,000 High Low
CVD on
SI SiC [47]
SiC wafers
< 6 inch
Good
(≤ 2L) < 10 μm < 6,000 High Low
Sublimation
C-face [79]
SiC wafers
< 6 inch
Poor - < 30,000 High Low
Liquid
exfoliation [64]
Ink-jet
printer
Poor < 1 μm < 100 Low Medium
Chapter 3
Fabrication, device-level
characterisation and
modelling of GFETs
This chapter discusses the operation principles, performance indicators and
modelling of GFETs in active ampliﬁers and passive detectors and mixers. To
design GFET-based circuits, characterisation and model development at the
device level are necessary. This thesis contributes a small-signal analysis of
passive GFET power detectors in [Paper A]. The large-signal model proposed
in [82] is used to design and analyse resistive GFET mixers in [Paper C] and
[Paper D]. In addition, active GFETs used for ampliﬁcation are distinguished
by their small-signal gain and noise ﬁgure, which are the topics of [Paper F].
3.1 Device fabrication
The measurement frequency and characterisation environment dictate whether
the device is laid out with coplanar pads for on-wafer access or an antenna
for free-space characterisation. However, the fabrication ﬂow is analogous in
both cases. Subsequent to graphene growth and transfer, an electron beam
lithography-based process is used to fabricate test structures and GFETs. The
general steps are illustrated in Fig. 3.1 and motivated by references below. All
detailed process parameters are listed in Appendix A.
• Mesa- and nanoconstriction etching in O2 plasma at 50 W RF
power and 50 mTorr pressure for 6 s using a negative resist mask. This
step provides device isolation and improves the current on-oﬀ ratio [83].
• Ohmic contacts (1 nm Ti/15 nm Pd/100 nm Au) are formed
by evaporation and lift-oﬀ. The thin Ti is used as an adhesion layer,
whereas low contact resistance is assured by the Pd layer [84, 85].
• Annealing in Ar ambient at 230 ◦C for 15 min which helps to re-
move residual PMMA in the channel region [86] and reduces the contact
resistance for chemisorbed metals on graphene such as Pd [87].
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• Atomic layer deposition (ALD) at 300 ◦C for 15 nm Al2O3 of
top-gate oxide. Prior to the ALD deposition, a seed layer of 4× 1.5 nm
in thickness is formed by natural oxidation of evaporated Al [50].
• Gate ﬁngers with 100 nm access gaps are patterned and metallised
with 10 nm Ti/300 nm Au or 250 nm Al/10 nm Ti/50 nm Au.
• Coplanar pads or antennas (10 nm Ti/300 nm Au) overlapping
the ohmic metal are formed on the SiO2 surface by evaporation. First,
the Al2O3 is etched in buﬀered oxide etch, with the Au as the etch stop.
Coplanar access and antenna-coupled GFETs are shown in Fig. 3.2.
Graphene Al2O3Ohmic
Si
SiO
2
Si
SiO
2
DS S
Si
SiO
2
DS S
Si
SiO
2
DS S
Si
SiO
2
DS SGG
Si
SiO
2
DS SGG
Gate Pad
GG
Fig. 3.1: Schematics of the fabrication steps for a two-ﬁnger GFET.
3.2 DC characterisation of GFETs
To realise high-performance FETs, it is important to fabricate high-quality
ohmic contacts and graphene with low sheet resistance. Extraction of mobility
and contact resistance from DC measurements is thus important for both
yield analysis and models to predict the RF performance of the devices. Most
importantly, these parameters reﬂect directly on the transconductance.
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Fig. 3.2: Two ﬁnalised GFETs outlined with a) coplanar access pads for on-wafer
characterisation and b) a broadband bow-tie antenna for free-space characterisation.
3.2.1 Ohmic contacts to graphene
The parasitic source and drain resistances in a symmetric FET layout are
equal and may be expressed as a sum of the interface resistance and the access
resistance, RS = RD = (RcW+RshLa)/Wg, where RcW is the metal-graphene
contact resistance, Rsh is the sheet resistance, La is the access gap length, and
Wg is the gate width. Achieving a good ohmic contact to graphene has been the
subject of extensive study, and the mechanisms have been gradually clariﬁed.
• Early work focused on the “side-contact” geometry, i.e., a picture in
which the deposited metal is thought to lie on the graphene surface. The
low contact resistivity with high work function metals such as Pd [84] and
Ni [88] was attributed to charge transfer and resulting DOS enhancement
[43]. For this type of contact, a clean interface is required [89]. This was
achieved in this work using an e-beam resist process.
• On this line, a high starting carrier concentration in the graphene is most
eﬀective, which was proved by gating to be independent of the carrier sign
[84]. This is an inherent property in epitaxially grown graphene, where
low contact resistances have been repeatedly reported [90]. However,
selective doping of graphene is desired to produce a device structure
similar to the use of cap layers in HEMTs [44].
• Recent studies elucidated the advantage of using a chemisorbed metal
contact on graphene in an “edge-contact” geometry [41]. Metals such as
Ni, Pd and Ti chemisorb on graphene [43] and bind particularly strongly
to reactive sites such as graphene edges. The edges can be formed in
graphene defected by O2-plasma ashing [91] or metal-catalysed etch-
ing [88] or in a controlled manner by lithographic patterning [92,93]. In
fact, spontaneous end-contact formation after deposition of chemisorbed
metals on CVD graphene was reported [85], which could be further en-
hanced after annealing [87].
In this work, a large variability of contact resistances within batches has
been observed. A large dataset of two-probe contact resistances to CVD
graphene is summarised in Fig. 3.3, yielding a mean RcW ∼ 600 Ωμm.
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Fig. 3.3: Two-probe contact resistance extracted with Eq. 2.4. The distribution is
for ∼100 GFETs from batches fabricated in the process of [Paper A] and [Paper C].
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Fig. 3.4: TLM results for CVD graphene on SiO2/Si substrates with a) Pd based
contact which gives RcW = 80 Ωμm [Paper F] and b) Ti metallised contact with
RcW = 900 Ωμm [Paper G]. The insets illustrate the TLM structure layouts.
Better accuracy is obtained within the four-probe transmission line method
(TLM) measurements. Using this extrapolation approach, which is illustrated
in Fig. 3.4, resistivities for the contacts reach the state of the art; <100 Ωμm
with Pd metallisation [Paper F] and 900 Ωμm with Ti metallisation [Paper G]
were reported, respectively. As discussed above, a combination of high carrier
concentration and edge-contact formation is the likely explanation for the low
value in [Paper F]. An accurate determination of a small RcW with a large Rsh
and an inhomogeneous material becomes a delicate task [89]. Consequently,
the TLM layout was designed as shown in the inset of Fig. 3.4a) to have small
resistance, Rtot = 2Rc + RshL/W . In addition, the narrow contact spacings
were measured with SEM.
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Fig. 3.5: Compilation of hole mobilities versus the residual concentrations extracted
from ﬁtting of Eq. 2.4 using top gates. All devices were fabricated on CVD graphene
in diﬀerent batches during the work on the papers appended to this thesis.
3.2.2 Channel mobility and sheet resistance
The mobility values reproduced in Table 2.3 are measured for graphene on a
substrate. However, in current GFET structures with top gates, the graphene
is usually sandwiched between two oxide interfaces, as shown in Fig. 3.1. The
seeded ALD deposition of Al2O3 used herein has been shown to preserve the
mobility well in exfoliated graphene [50]. Extending the results in [Paper H],
a larger collection of mobilities and residual carrier concentrations extracted
from least squares ﬁtting to Eq. 2.4 are shown in Fig. 3.5. According to [38],
all of these CVD samples are considered to be “dirty” (with high impurity
concentration nimp), compared with the exfoliated samples in [Paper D] and
[Paper E] with n0 ∼ 5 · 1011 cm−2, which are relatively “clean”. Building on
the analysis in [Paper H], one reason for the variation is an irregular Al2O3
dielectric quality, most likely exacerbated by the requirement for a seed layer.
In addition to active devices calling for high mobilities, passive components
as transparent electrodes [25] and antennas [Paper I] are also considered. These
require only to minimise the graphene sheet resistance, Rsh= (qnμ)
−1. The
combination of low sheet resistance and high transparency together with the
variety of envisioned substrates necessitates CVD graphene. Typical values
for sheet resistance in this work are 0.5 - 1 kΩ/sq, from the TLM graphs
in Fig. 3.4. Attempts to further reduce the sheet resistance used surface-
functionalised multilayer CVD graphene. However, the reproducibility and
stability of chemical treatments are questionable. The most promising route
is the FeCl3 intercalation process. The competitiveness of graphene to ITO is
summarised in Table 3.1. Typical application requirements are 10-100 Ω/sq
for transparent electrodes [25]. This means that graphene is practically viable
for transparent conductors in touchscreens, where it can replace the expensive,
rare and brittle indium tin oxide (ITO) currently used. Graphene for antennas
is further discussed in Section 4.6.
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Table 3.1: Rsh and T for graphene versus # layers and chemical treatment.
a Layer-by-layer transfer, Cu catalyst. b Intercalated, Cu-Ni catalyst.
# layers Treatment Rsh (Ω/sq) T (%) Removal Ref.
1 - 4a PMMA 130 - 40 97 - 90 - [25]
1 - 4a HNO3 110 - 30 97 - 90 Desorbs in air [25]
1 - 4a FeCl3 95 - 55 - H2O adsorption [94]
2 - 4b FeCl3 400 - 20 95 - 90 Stable in air [95]
ITO - 100/10/2 90/85/80 - -
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Fig. 3.6: Extrinsic transconductance and output conductance of the CVD GFETs
in [96], [Paper F] and the exfoliated GFET [Paper E]. For comparison, the reported
values for ultrathin gate oxide SiC [21,97,98] and CVD [99] GFETs are given.
3.2.3 Transconductance and output conductance
The extrinsic transconductance, gme = dIds/dVgs, and output conductance,
gde = dIds/dVds, provide a connection between the DC and RF performance
of an FET through the low frequency small-signal gain
|S21| = 2Z0gme
1 + Z0gde
. (3.1)
An overview of the devices used in the fabricated ampliﬁers in this thesis is
given in Fig. 3.6. Scaling the gate width, higher gain can be achieved by
the increased gme, but the eﬀect is diminished by the simultaneous increase
of gde. Extreme scaling of the gate oxide thickness at gate lengths ≤ 250 nm,
good mobility in SiC graphene and low contact resistances are responsible for
the impressive transconductances in the SiC GFETs. These normalised trans-
conductances are even higher than for GaAs and InP HEMTs [44]. However,
the related low on-resistance together with the lack of current saturation yields
higher gde in the SiC graphene devices relative to III-V devices.
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3.3 Small-signal equivalent FET circuit
The starting point to understand all models discussed hereafter is the linear
small-signal equivalent FET circuit shown in Fig. 3.7. The circuit consists of
two parts, the parasitics associated with the measurement pads and the intrin-
sic elements describing the behaviour of the device itself. Naturally, the para-
sitics are bias independent, whereas the intrinsic elements must be extracted
at the DC bias point of interest depending on the application. The model
predicts the response of the FET to a sinusoidal input signal at a certain fre-
quency and with an amplitude small enough not to disturb the DC bias value.
Consequently, the small-signal equivalent circuit can be applied directly to the
modelling of active FETs in low-noise ampliﬁers (Vds 
= 0 V). Furthermore, it
provides the foundation for the extended large-signal circuit needed to model
passive FETs in detectors and mixers (Vds ≡ 0 V) as discussed in Section 3.6.
The circuit elements are found according to the following procedures.
• The pad capacitances, resistances and inductances are extracted from
the S-parameters of open and short structures excluding the graphene
channel in a manner similar to standard cold-FET measurements [100].
• The series resistances RS and RD are determined from DC measurements
on separate TLM test structures, which are described in Section 3.2.1.
• The gate resistance RG is found by DC end-to-end measurements [44].
For the GFETs with Lg = 1 μm and Au or Al gate, it is ∼50 Ω/mm.
• The parasitics are de-embedded [101] from the measured GFET S-parameter
matrix at the chosen DC bias point [102], and a closed-form and direct
extraction of the intrinsic component values is performed [103].
Finally, a post-optimisation of the S-parameter ﬁt is performed. The ﬁnal
S-parameter ﬁts of one passive and one active GFET are shown in Fig. 3.8.
3.4 Graphene for active microwave FETs
This section introduces the high frequency ﬁgures of merit of microwave FETs
and relates them to the equivalent small-signal circuit. The frequency limits
of the current GFET technology are benchmarked within this framework.
3.4.1 Figures of merit for active FET two-ports
The upper frequency limits of active microwave FETs are benchmarked via
the cutoﬀ frequency (fT ) and the maximum frequency of oscillation (fmax)
which can be derived from measured S-parameters at a chosen DC bias [44].
The cutoﬀ frequency is where the short-circuit current gain, |h21|, equals unity
h21 =
−2S21
(1− S11)(1 + S22) + S12S21 . (3.2)
In a similar manner, the maximum frequency of oscillation is found when the
Mason gain [104] or unilateral power gain, U , is unity where
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Fig. 3.7: The linear small-signal equivalent circuit of an FET, which is divided into
DC-bias-independent parasitics and DC-bias-dependent intrinsic elements.
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Fig. 3.8: The S-parameters of a) passive GFET, which is reciprocal (S12 = S21)
with Lg = 1 μm and Wg = 2× 1.25 μm [Paper A], and b) active GFET, which has
forward gain (S21 > 1) with Lg = 1 μm and Wg = 2× 60 μm [Paper F].
U =
|S12 − S21|2
det(I− SS∗) . (3.3)
Useful expressions for the optimisation of fT and fmax are derived from
the small-signal equivalent circuit of an FET as shown in Fig. 3.7:
fT =
gmi
2π
1
(Cgs + Cgd)(1 + gdi(RD +RS)) + Cgdgmi(RD +RS) + Cpg
(3.4)
and (excluding pad capacitances and inductances from the analysis)
fmax =
gmi
2π(Cgs + Cgd)
1
2
√
gdi(Ri +RS +RG) + gmiRG
Cgd
Cgs+Cgd
. (3.5)
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Table 3.2: Extrinsic versus pad de-embedded and intrinsic fT and fmax (GHz) of
state-of-the-art GFETs in wafer-scale technologies. fmax from
† U and ‡ MAG.
fT,ext fT,de fT,int fmax,ext fmax,de fmax,int
Epitaxial† [19] 41 - 110 38 - 70
CVD† [27] 24 39 198 6.5 7.6 28
Epitaxial‡ [21] 44 107 407 41 60 120
The parameters extracted at DC now have direct bearing in this context. A
high carrier mobility reﬂects on a large gmi, which is the change in drain current
with gate voltage, gmi = dIds/dVgs. Further inspection reveals the importance
of minimising the parasitic resistances RS , RD and RG of the source, drain and
gate, respectively. The source and drain resistances constitute the transition
resistance from metal to graphene and access resistance. They are technology
speciﬁc and discussed in more detail in Section 3.2.1. The gate resistance,
on the other hand, is simply the geometrical resistance of a metal stack after
accounting for small-signal conditions, RG = RG,DC/3 = ρG
Wg
3Lghg
[44]. Here,
Lg (Wg) is the gate length (width), and ρG is the resistivity of the gate metal.
Similar to mature FET technologies, it can be kept low even for short gate
lengths by the use of mushroom gates [44], not required at Lg = 1 μm.
As a ﬁnal remark, the contact resistances act to degrade the extrinsic
transconductance, gme, and the extrinsic output conductance, gde, measured
at the GFET terminals compared with the intrinsic ones in Eq. 3.4 and Eq.
3.5. The gain capabilities of a device from a high mobility material with
large intrinsic transconductance can thus be severely impaired by high contact
resistances. Mathematically, this is expressed in the form [105]
gmi =
g0m(
1− (RS +RD)gde(1 +RSg0m)
) (3.6)
and
gdi =
g0d(
1−RSgme(1 + (RS +RD)g0d)
) , (3.7)
where g0m =
gme
1−RSgme and g
0
d =
gde
1−(RS+RD)gde .
3.4.2 Benchmark of state-of-the-art active GFETs
From Fig. 1.1, the cutoﬀ frequencies of GFETs seem to compare well with
III-V HEMTs. The fmax values do not look as impressive, although an op-
timisation of RG can improve the fT /fmax ratio [19, 98]. Still, there is a
fundamental limit due to the lack of a bandgap, which gives large gdi due to
poor current saturation. However, the given cutoﬀ frequencies in Fig. 1.1 for
GFETs are the intrinsic values, fT,int =
gmi
2π(Cgs+Cgd)
. The comparison of as-
measured (extrinsic) and de-embedded (in the case of GFETs often the same
as intrinsic) values in Table 3.2 displays a large deviation. This is explained
by narrow devices resulting in a high ratio of parasitic gate pad capacitance to
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intrinsic gate capacitance Cpg/(Cgs +Cgd) for short gate length devices. This
is especially true for ﬂakes on highly resistive Si substrates, which results in
higher pad capacitance compared with semi-insulating III-V substrates [106].
Extracting a large value from a small one causes the de-embedding to be error
prone. The highest extrinsic fT of 40 - 50 GHz are thus realised on insulat-
ing glass [107] and SiC [19, 21, 98] substrates. In addition, for GFETs, RS
and RD are often de-embedded in a questionable way using separate open
and short structures without graphene (see Section 3.2.1; TLM measurements
necessary). This is because cold-FET measurements [102] are not possible
on a GFET as it has no distinct oﬀ state. In fact, the eﬀect of the contact
resistances is not removed for the de-embedded fT of III-V HEMTs but is
considered as a parasitic delay [12]. For GFETs in general and in particular,
GFETs with small gate widths, this contribution can be prominent in boost-
ing the intrinsic fT , shown in Fig. 1.1 [27, 108]. This brings another factor of
uncertainty into the comparison between GFETs and other technologies.
The short gate length GFETs with high intrinsic fT exhibit no actual power
gain even at low-GHz frequencies and a system impedance Z0 = 50 Ω. The
transistors fabricated in this thesis are designed to operate with small-signal
power gains (S21 > 1) in the frequency region < 5 GHz. Consequently, a
gate length Lg = 1 μm was chosen to achieve eﬃcient gate modulation of the
drain current and thus a higher transconductance [97]. However, this means
that the gate capacitance will be comparatively large. As such, the devices
have fT and fmax values ∼10 - 15 GHz from the as-measured S-parameters in
[Paper E] and [Paper F]. Since these GFETs have gate widths Wg ≥ 60 μm,
the intrinsic values are on the same order of magnitude as the extrinsic ones.
3.5 Quantifying the GFET noise performance
The noise ﬁgure (NF) is used to quantify the noise performance of microwave
FETs. It is deﬁned as the degradation in the signal-to-noise ratio from the
input to the output of the device and must be low to design a sensitive receiver
[109]. The noise ﬁgure relates to the equivalent noise temperature (Tn) referred
to the device input as NF = 1 + Tn/T0, where T0 = 290 K. The FET noise
ﬁgure depends on the source admittance presented at the gate port of the
device [110] according to
NF (Y s) = NFmin +
Rn
Gs
· |Ys − Yopt|2, (3.8)
where NFmin is the minimum achievable noise ﬁgure used as a benchmark [44].
Furthermore, Yopt is the optimum admittance for which NFmin is realised, and
the noise resistance, Rn, describes the sensitivity of NF to mismatches when
Ys 
= Y opt. Empirically, it has been noted that the design of low-noise FETs,
to a high degree, mirrors that of high-fT /fmax devices [111]. In particular,
Tmin≈ ffT
√
(RS +RG +Ri)TggdiTd where Td and Tg are ﬁtting factors [112].
Thus, high mobility and saturation velocity are prerequisites for low noise.
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Fig. 3.9: Small-signal circuit for the GFET noise model at a given bias, with the
Pospieszalski (ig1, id) [113] and PRC (ig2, id) [114] noise currents [Paper F].
3.5.1 Noise modelling of FETs
The most important sources of noise in microwave FETs are thermal noise
from the resistive part of the channel and parasitic resistances and high-ﬁeld
diﬀusion noise from the velocity saturated part of the channel [44]. As such,
the minimum noise ﬁgure typically displays an optimum value at a low drain
current and decreases at cryogenic temperatures if scattering decreases. In
the presence of a signiﬁcant DC gate leakage current, the shot noise has to be
considered as well, i2gs = 2qIgΔf . In this thesis, the Al2O3 gate oxide provides
devices with Ig < 1 nA, which is a negligible level based on the current GFET
noise performance. In certain applications, such as oscillators, 1/f noise with
a corner frequency of ∼ 100 kHz in graphene [115] is also important.
From a noise modelling point of view, one can consider the intrinsic FET as
a two-port described by gate (input) and drain (output) noise sources. These
are inserted in the intrinsic part of the standard FET small-signal circuit from
Fig. 3.7. This is shown within the dashed rectangle in Fig. 3.9 for the two
models considered, namely, the Pospieszalski [113] and PRC models [114].
• The PRC model has two model coeﬃcients, namely, P for the drain noise
current (i2d) and R for the gate noise current (i
2
g). The currents are corre-
lated with the purely imaginary correlation coeﬃcient C. The feedback
capacitance Cgd is neglected in the analysis. This is a reasonable assump-
tion since i2d,Cgd = i
2
d
(
1 +
(
f
f0
)2)
≈ i2d, where f0 = gdi/2πCgd [116].
• In the Pospieszalski model, equivalent temperatures are assigned to all
dissipative elements in the intrinsic FET, i.e., Tg of Ri for the gate noise
and Td of Rds for the drain noise. It is essentially equal to the PRC
model provided C =
√
R/P , which was noted at an early stage [113].
Relationships between the model parameters and noise currents are given in
Table 3.3. The parasitic resistances contribute thermal noise given the ambi-
ent temperature, e2= 4kBTaRΔf , in both models. The two models provide
slightly diﬀerent information on the noise performance of a particular device.
The Pospieszalski model is ”practical”, while the PRC model is geared towards
physics and the early work by van der Ziel on FET noise [117,118].
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Table 3.3: Deﬁnition of the FET noise currents shown in Fig. 3.9.
i2g i
2
d C
Pospieszalski 4kBΔfTg/Ri 4kBΔfTdgdi -
PRC 4kBTaω
2C2gsRΔf/gmi 4kBTagmiPΔf j
Im(ig·i∗d)√
i2g·i2d
3.5.2 Construction of a GFET noise model
The determination of all four GFET noise parameters is performed by measur-
ing the noise ﬁgures for diﬀerent source impedances (diverse ΓS) and making
a least-square ﬁt to Eq. 3.8. On-wafer measurements were performed with an
NP5 test set, an electronic tuner and the cold source method. The DUT noise
temperature (Tn) is determined from the output noise power (Pout) by
Tn(ΓS) =
Pout(ΓS)
kBGDUT (ΓS)Δf
− Tin, (3.9)
where Tin is assumed to be equal to room temperature for all values of ΓS . A
network analyser independently determines the tuner states, receiver reﬂection
coeﬃcient and DUT S-parameters, which yields GDUT . The receiver noise
parameters are measured separately [119], making it possible to ﬁnd Pout.
The NFmin in the 2 - 8 GHz range for a 2× 30 μm device with Lg = 1 μm
at Ids = 370 mA/mm is shown in Fig. 3.10a). The noise resistance decreases
from ∼ 300Ω at 2 GHz to ∼ 200Ω at 8 GHz [Paper F]. As a result of the high
Rn, the NF 50Ω of ∼ 8 − 9 dB is large. The fundamental conditions for the
measured noise parameters derived from the correlation of noise sources in an
FET, |Cor| < 1 and Re(Cor) > 0 [113], are satisﬁed, as shown in Fig. 3.10b).
A knowledge of all four noise parameters allows for a systematic extraction
of the model parameters in Section 3.5.1 once the small-signal circuit elements
are known, as discussed in Section 3.3. The subsequent main steps in the noise
model extraction and adequate references are listed below.
• Determine the chain noise correlation matrix at each frequency of the
device from the measured noise parameters according to (11) in [120].
• De-embed the noise contribution of the parasitics using the admittance
matrices derived from the circuit in Fig. 3.9 to ﬁnd the intrinsic noise
correlation matrix of the subcircuit within the dashed rectangle [121].
• Extract the noise model parameters from the intrinsic noise correlation
matrix at each frequency point [122]. The result is shown in Fig. 3.11.
For comparison, the values of Tg and Td in the Pospieszalski model were
found by least-square optimisation to closed-form expressions for the intrinsic
noise parameters following [113], after the inclusion of Cgd. The resulting
values, Tg = 700 K and Td = 1950 K, are close to the mean values from the
direct extraction (which neglects Cgd), which are shown as lines in Fig. 3.11.
The resulting model curves are shown on top of the measurement points in
Fig. 3.10. The pad resistances are a main limiting factor of the GFETs, and
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Lines and labels show mean values over all frequency points.
they result from the lossy substrate. Noise ﬁgures from < 1 dB to 2 GHz and
from < 3 dB to 8 GHz appear feasible given the intrinsic device performance.
In comparison, as observed from the extensive comparison shown in Fig. 3.12,
InP HEMTs provide a room temperature Fmin < 1 dB to ∼ 90 GHz.
3.5.3 Prospects for GFET low-noise ampliﬁers
The impressive transconductance values in Fig. 3.6 bode well for GFET-based
ampliﬁers. These numbers are partly a result of graphene’s capability for high
current densities. On the one hand, maximising the ampliﬁer small-signal
gain and fmax by using a high drain current only comes at the expense of
high DC power consumption. On the other hand, the requirement of a high
drain current to achieve power gain raises concerns regarding the fundamental
limits on the noise levels in GFET ampliﬁers. For instance in [Paper F], the
gate bias used is for the highest gain required to measure the noise with the
highest accuracy, whereas an optimum noise level likely occurs at lower drain
currents. This is indicated by the Tmin/f/Lg (K/GHz/μm) data in [Paper F].
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Pospieszalski highlighted the importance of the ”quality of pinch oﬀ” [112]
for low-noise performance. To elaborate on this, in Table 3.4, the expression
for the FET minimum noise temperature from Section 3.5 is divided into
two parts, both of which must be minimised. These are the bias-dependent
intrinsic part, represented by
√
Ids/gme, and the parasitic resistors, RS and
RG. Seemingly, bridging the factor-of-two mobility gap to GaAs pHEMT
could make SiC GFETs competitive. Nevertheless, the latest GFET LNA
noise ﬁgure of 6 dB at 14 GHz [125] is out-of-scale in Fig. 3.12. In addition,
there is a striking diﬀerence in the CMOS performance when the ﬁgures of
merit in Table 3.4 are compared to the slope of the minimum noise ﬁgure plot
in Fig. 3.12. Clearly, the numbers in Table 3.4 are only part of the story.
Moreover, when normalised to the gate length, the GFET noise is compa-
rable to that in recent Si CMOS nodes [126]. However, the lower fT of GFETs
currently prohibits them from reaching the same noise ﬁgures as CMOS de-
vices. A similarity between the noise performance of the oxide-gated MOS-
FETs [123] and GFETs [Paper F] is the poor correlation factor for the gate and
drain noise. The substraction of the gate noise from the drain noise contributes
to the outstanding low noise performance of HEMTs, despite the resemblance
to CMOS in Table 3.4. This is expressed as a correlation factor that is close to
unity in the PRC model, C > 0.9 [116]. Therefore, the poor noise correlation
can be a fundamental drawback of the GFET structure.
Another study on an SiC GFET with Lg = 150 nm reported a similar
Fmin = 2.4 dB at 3 GHz that was extracted from NF50Ω measurements [124].
This value is very close to that observed in the measured curve shown in
Fig. 3.10. The GFET in [Paper F] thus shows larger potential based on
its longer gate length. There is a limited beneﬁt of cryogenic cooling on the
mobility and noise in these GFETs because of the high impurity density at
the graphene/SiO2 interface, as shown in Fig. 3.5. In combination with small
grains, this limits the mobility in the current CVD GFETs to  2, 000 cm2/Vs
at room temperature. Hence, the carriers are most likely in the linear transport
region, regardless of the high average ﬁeld ∼ 1.4 V/μm. On the contrary, the
optimum low-noise bias for III-V FETs occurs with velocity saturation [44].
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Table 3.4: Comparison of the maximum gain bias for GFETs with the optimum
low-noise bias for HEMTs and CMOS devices at room temperature. For the lowest
noise, the parasitics must be as small as possible and the device should be biased to
minimise
√
Ids/gme.
† Small-signal gate resistance divided by total gate width.
Lg × Wg(
μm2
) gme
(mS/mm)
Ids
(mA/mm)
√
Ids/gm(√
mmV
S
) RS (Ωmm)
RG
† (Ω/mm)
GFET [Paper F] 1× 60 250 370 2.43 0.13 / 18
CVD GFET [99] 0.5× 30 1,200 700 0.70 - / -
SiC GFET [21] 0.1× 30 2,800 2,000 0.51 0.06 / 143
SiC GFET [98] 0.25× 24 1,000 2,200 1.48 0.09 / 63
SiC GFET [125] 0.2× 40 730 1,600 1.73 0.08 / 73
GaAs pHEMT [127] 0.13× 140 480 140 0.78 0.05 / 2
InP pHEMT [128] 0.13× 200 1,065 75 0.26 0.24 / 25
MOSFET [129] 0.065× 100 1,050 186 0.41 0.1 / 106
3.6 Large-signal equivalent FET circuit
The small-signal equivalent circuit is useful for modelling the S-parameters and
noise parameters of FETs under the assumption of linear operation. However,
given a single sinusoidal input or multiple sinusoidal inputs at diﬀerent fre-
quencies, the large-signal FET model in Fig. 3.13 is required to predict the
generation of new frequencies. The model is based on ﬁnding a suitable math-
ematical expression to empirically match the measured drain-source current
versus the DC bias. Consequently, this results in a nonlinear FET description
since it also models higher-order derivatives. A comparison between the mea-
sured and modelled drain current derivatives for a GFET [82] from [Paper A]
is illustrated in Fig. 3.14. The embedding linear circuit is the same as the
small-signal model, and thus it is extracted in the same way. To obtain the
full nonlinear FET model, the bias dependence of the intrinsic capacitors is
included. This is important when the reactive currents become appreciable at
high frequencies. Finally, it is veriﬁed that the large-signal model in Fig. 3.13
is reduced to the small-signal circuit in Fig. 3.7 by linearising the nonlinear
current source at a speciﬁc bias point, i.e., ids ≈ gmivgs + gdivds. The DC
source reduces to a small-signal current source (gmi) and a conductance (gdi).
3.7 Nonlinear circuit applications of GFETs
This section describes the modelling principles of FET power detectors and
resistive FET mixers in relation to the large-signal circuit. These are passive
modes of operation and can be designed far above the transit time limited
frequencies fT and fmax of active FETs. The power detectors in [Paper A]
are weakly nonlinear, with a single-frequency small-signal excitation, and they
are thus analytically analysed with Volterra series. The mixers in [Paper C]
and [Paper D] are strongly nonlinear, they have a large-signal LO pump and
one (or two) small-signal excitations, and they are best analysed using the
harmonic balance technique within a commercial circuit simulator.
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3.7.1 Volterra analysis of FET power detectors
An FET power detector, like a low-noise ampliﬁer, is typically also operated
with a small-signal input. This is the so-called square-law regime in which the
output DC voltage is proportional to the input RF power. The proportionality
constant is deﬁned as the detector voltage responsivity
βv = VDC/PRF . (3.10)
However, the operation principle is fundamentally diﬀerent from that of the
ampliﬁer. Any nonlinearity in an ampliﬁer gives rise to undesirable harmonic
distortion. In contrast, the detector relies on this device nonlinearity for inten-
tional harmonic frequency generation, which includes the rectiﬁed DC signal.
Zero-bias detector operation is preferred to avoid excess 1/f noise and thus
minimise the thermal noise-limited noise equivalent power
NEP =
vn
|βv| =
√
4kBTRds
|βv| . (3.11)
As a consequence of the cold-FET bias, the intrinsic gate capacitors Cgs ≈ Cgd.
Furthermore, the cold-FET bias results in a vanishing transconductance [102].
The foundation used to analyse this small-signal nonlinear problem is a
Taylor expansion of the large-signal current source around the DC bias point
ids (VGSi, VDSi) ≈ gd1vdsi + 1
2
gd2v
2
dsi + gd1s1vdsivgsi. (3.12)
The weak nonlinearity of the FET current at Vds = 0 V allows for accurate
analytical calculations using only the second-order derivatives in the Taylor
approximation. By neglecting the linear embedding circuit for the moment
and exciting the nonlinearity with a sinusoidal input signal, vdsi(t) = cos (ωt),
the size of the DC voltage is proportional to the so-called curvature
γ =
d2Ids
dV 2ds
/
dIds
dVds
=
1
2
gd2
gd1
. (3.13)
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Fig. 3.14: Comparison of measured and modelled a) transfer characteristics, trans-
conductance and b) drain current derivatives w.r.t. the drain voltage [Paper A].
However, it is challenging to accurately reproduce the higher-order derivatives
for a GFET with nonlinear models, as illustrated in Fig. 3.14 [82]. Therefore,
the second-order derivatives for the current source in Fig. 3.13 were extracted
directly from DC measurements in [Paper A].
Understanding how to address the nonlinearity, the linear embedding cir-
cuit is introduced in the discussion. Because of the signiﬁcant feedback capac-
itance in the equivalent circuit, there is no linear transfer function to relate
the control voltages in the model to the input signal. The power detector
must thus be analysed using Volterra series [130]. This is performed using the
method of nonlinear currents with a single-tone excitation, vs(t) = Vs cos (ωt).
The main steps in this method are listed below.
• Replace the current source in Fig. 3.13 by the ﬁrst-order coeﬃcient gd1.
Solve the linear circuit for the ﬁrst-order voltages vgs1 and vds1.
• Insert the voltages into Eq. 3.12 to obtain the second-order current ids2.
• Identify the DC term and calculate the rectiﬁed voltage VDC = IDC/gd1.
• The voltage responsivity is βv = Pav/VDC , in which Pav = V 2s /8Z0.
In the same way that the active FET gain decreases with frequency, the
diminishing responsivity of power detectors at higher frequency is ascribed
to the intrinsic and parasitic capacitances that shunt the FET nonlinearity.
Similar to the limit frequencies of an active FET derived from the small-signal
circuit, cf. Eq. 3.4 and Eq. 3.5, the Volterra series allows the derivation of a
3-dB frequency of the FET power detector from the large-signal circuit
f3dB =
1
2πCgd(Cgs)
√
RjRD(RS)
. (3.14)
The expression in Eq. 3.14 is valid for drain (gate) coupling of the input
signal. The responsivity is halved at the 3-dB frequency, or equivalently the
NEP doubled, compared to their respective low-frequency values.
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3.7.2 Operation principle of resistive mixers
A mixer is a frequency-translating component for RF carrier signals. The
mixer is either used to up-convert the frequency in a transmitter or down-
convert it in a receiver. Similar to the power detector, the resistive FET mixer
takes a small RF input signal at the drain terminal [131]. The major diﬀerence
is that a large LO signal is simultaneously applied to the gate terminal. This
large-signal/small-signal problem calls for diﬀerent simulation methods than
the power detector. The large-signal LO results in a time-varying drain-source
conductance waveform, g(t), calculated by harmonic balance analysis [130].
The small-signal is then applied, and the output is calculated using the con-
version matrix approach. Expressing the periodic conductance waveform via
a Fourier series, the resistive mixer operation can be summarised by
ids(t) = g(t)× vRF (t) =
⎛
⎝g0 + 2 ∞∑
n=1
gncos(nωLOt)
⎞
⎠× cos(ωRF t). (3.15)
The product of two sinusoids contains the sum and diﬀerence frequencies,
cos (ωRF t)× cos (nωLOt) = 12
[
cos (ωRF + nωLO)t+ cos (ωRF − nωLO)t
]
. The
sum and diﬀerence frequencies correspond to frequency up- and down-conversions,
respectively. By deﬁnition, g0, g1 and gn in Eq. 3.15 give the output related to
the RF frequency, fundamental mixing and ×n subharmonic mixing, respec-
tively. A unique feature of the channel conductance of GFETs is the symmetry
around VDirac, which inherently result in a large g2. Due to the electron-hole
duality, GFETs thus oﬀers subharmonic mixing in a single device [32].
The resistive mixer performance is quantiﬁed as the conversion loss from
the RF frequency to the intermediate (IF) frequency, CL = PRF /PIF > 1.
As is evident from Fig. 3.14a), the drain-source resistance is well described by
the nonlinear GFET model. Thus, the model was used to accurately simulate
the GFET mixer CL in [Paper C] and [Paper D] using harmonic balance.
The introduction of the resistive FET mixer was motivated by the better
linearity compared to diode mixers [131]. This is described qualitatively by a
third-order Taylor expansion of the cold-FET drain-source current
ids ≈ dIds
dVds
·vRF+d
2Ids
dV 2ds
·v2RF+
d3Ids
dV 3ds
·v3RF = gd·vRF+gd2·v2RF+gd3·v3RF . (3.16)
Considering a two-tone input at f1 and f2, the coeﬃcient gd3 is responsible
for the detrimental IM3 products at 2f1 − f2 and 2f2 − f1. These spurious
frequencies are close to f1 and f2 and thus impossible to ﬁlter out. Similar
to the power detector, the drain is biased at Vds = 0 V, so the FET resistive
mixer operates in the linear regime of its output characteristics. The mixer is
thus expected to be highly linear because gd3 is small for all time instances of
(or equivalently, all gate voltages in) the LO sweep. As can be inferred from
Fig. 3.14b), the gd3 for GFETs peaks at Vgs = VDirac. This indicate that fun-
damental GFET mixers, which are biased such that Rds ≈ (Rmax +Rmin) /2,
are more linear than subharmonic GFET mixers. Two-tone harmonic balance
simulations predicted the subharmonic IM3 products within a few dB of the
experimental values in [Paper D].
Chapter 4
High-frequency circuits
based on GFETs
In this chapter, several integrated circuit functions are demonstrated using
GFETs towards the realisation of a full millimetre-wave receiver. Currently,
an RF frequency ampliﬁer is not feasible above a few GHz as a result of the
limited fmax of GFETs. Mixers, IF ampliﬁers and power detectors are thus a
part of the design focus of [Paper A-E]. The background on integrated circuit
technology and planar transmission lines is ﬁrst presented. This is followed by
demonstrations of the mixer and ampliﬁer integrated circuits. Furthermore,
the techniques for characterisation of THz power detectors are discussed in-
cluding the quasi-optical coupling of electromagnetic energy. Finally, the util-
isation of graphene for RF energy harvesting antennas is discussed [Paper I].
4.1 Integrated microwave circuits
Traditional microwave circuit technology uses discrete active devices mounted
onto a diﬀerent substrate that contains the transmission line circuitry; this is
called hybrid integration. Hybrid integration is non-preferable at frequencies
in the higher end of the millimetre wave range and above due to concerns with
mounting tolerances, reliability, reproducibility and parasitic eﬀects. Instead,
at these frequencies the circuits use a higher integration level where the ac-
tive and passive devices are both supported on the same substrate. The two
main methods of performing this integration are the monolithic microwave
circuit integration (MMIC) [9] and the heterogenous circuit integration. To-
day, the MMIC technology using HEMTs has matured to fabricate complete
receivers on GaAs [132] and ultra-low noise LNAs on InP [128]. Heterogenous
integration is generally explored to combine the advantageous properties of
both III-V active devices with a silicon substrate, such as in high-power de-
vices [133]. Formally, circuits made from CVD graphene are heterogeneously
integrated, as the active device layer is transferred to a non-native silicon sub-
strate. However, circuits made from epitaxial graphene are considered to be
monolithic [125]. In this thesis, the ampliﬁer circuit in [Paper E] is an example
of hybrid integration, whereas the mixer of [Paper C] is a heterogenous circuit.
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4.1.1 Planar transmission lines
The two most frequently used planar transmission lines for guiding electro-
magnetic energy in microwave integrated circuits are the microstrip (MS) and
the coplanar waveguide (CPW), as shown Fig. 4.1a) and b). The microstrip
is dominant at microwave frequencies as it has well-developed computer-aided
design (CAD) design kits. However, with increasing frequency starting in
the higher millimetre wave regime, the CPW has attracted signiﬁcant inter-
est [134]. This is because microstrip circuits require extremely thin substrates
at very high frequencies, as shown in Fig. 4.1c), which are lossy and imprac-
tical to handle [132, 135]. The list below highlights some design guidelines,
merits and limitations of CPW lines [9, 135–137].
• Proper electrical grounding of the active devices even at millimetre wave
frequencies is obtained in CPWs due to the low source inductance.
• Airbridges connecting the groundplanes are needed to suppress the odd
CPW (slotline) mode, especially at circuit discontinuities.
• Parallel plate transmission line (substrate) modes can be excited in
CPWs when a bottom ground plane is present, e.g., in a package or
on the metallic chuck of a probe station. This can be avoided by keeping
the substrate thin in terms of wavelength as illustrated in Fig. 4.1c).
• If there is a lower limit on the substrate thickness, via holes and backside
metallisation in the CPW circuit can be used to short the substrate mode.
This is also preferable in applications where a heat sink is necessary.
• The electric ﬁeld conﬁnement in the substrate is low, and the current
ﬂows close to the edges of the centre conductor. This makes both radi-
ation loss and metal loss concerns in CPW circuit design.
• A well-designed CPW line is broadband with low frequency dispersion.
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4.2 Small-signal GFET ampliﬁers
The value of fmax is the highest frequency at which a transistor can provide
power gain under idealised conditions. Typically, however, values of fT and
fmax should be several times higher than the intended application frequency
for the device to exhibit gain at practical impedance levels. The actual gain
of an ampliﬁer is the so-called transducer power gain, which, at a certain bias
point and from the S-parameter matrix at a certain frequency, is given by
GT =
Pload
Psource
=
1− |ΓS |2
|1− ΓinΓS |2 |S21|
2 1− |ΓL|2
|1− S22ΓL|2 . (4.1)
In Eq. 4.1, Γin is the reﬂection coeﬃcient looking into the device input, while
ΓS and ΓL are the reﬂection coeﬃcients looking from the device towards the
source and load, as shown in Fig. 4.2. The stipulation that |S21| > 1 is an
important prerequisite to fabricate an ampliﬁer. With the starting point of
|S21|2, the ampliﬁer gain is further enhanced by designing input and output
impedance matching networks, which are quantiﬁed by the source and load
reﬂection coeﬃcients, Γs and ΓL, respectively [138]. The matching networks
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are implemented either by distributed transmission lines [125] or by lumped
inductors and capacitors, as is the case in [Paper E] using a surface mount
inductor and in [30,96] using integrated planar inductors. Ideally, the matching
networks should be lossless.
4.2.1 Matching circuit design and performance
The ﬁrst matched small-signal ampliﬁer which exhibits substantial power gain
at microwave frequencies was demonstrated in [Paper E]. Previously, only
voltage gain at gigahertz frequencies was reported [99]. After the publica-
tion of [Paper E], several reports have appeared demonstrating power gain
in integrated GFET ampliﬁers including a 4 dB gain achieved at 4.8 GHz
using a CVD GFET [30] and a 3.4 dB gain achieved at 14.3 GHz with an
SiC GFET [125]. Moreover, in conjunction with [Paper C], CVD GFETs in-
tegrated with planar inductors were fabricated. The results were presented
in [96] and are introduced for comparison to [Paper E] below.
In the low-GHz frequency range, the input impedance of the on-wafer
GFETs is inherently capacitive. Thus, the source reﬂection coeﬃcient for
maximum gain lies in the inductive half plane of the Smith Chart close to that
of an open circuit, ΓS≈ S∗11 [Paper E]. On the other hand, the output imped-
ance for relatively wide devices is reasonably close to 50 Ω, and the enhance-
ment from drain matching is small when weighed against the increased circuit
complexity. Discrete matching networks were chosen here since distributed
matching circuits on a silicon substrate would consume an impractically large
area at such a low frequency. A series inductor on the gate port is selected for
simultaneous matching and convenient DC biasing.
The ﬁrst proof-of-concept ampliﬁer in [Paper E] is based on an exfoli-
ated graphene FET and a surface mount inductor. The second-generation
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design from [96] realised with a CVD graphene FET uses an integrated on-
chip matching inductor. This demonstrates a higher possible integration level
of the technology as we move towards the full wafer-scale. The performance
of the two ampliﬁers is compared in Fig. 4.3. Both designs use GFETs with
1-μm-long gates, while the CVD device is considerably wider to accommo-
date the lower normalised transconductance due to its thicker gate oxide. The
reduced gain for the CVD GFET is related to the high resistive loss of the
fabricated planar inductor. This is identiﬁed using the inductor equivalent
circuit in Fig. 4.4. This shows the need for electroplating of ∼2 μm Au for the
bottom metallisation of the inductor. The capacitive loss on the high-resistive
silicon is reasonably low. In this thesis, the active devices both operate with a
6 - 10 dB gain at 1 GHz ≈ 0.1·fmax. Similarly, the recently demonstrated IC
with a 200-nm-gate SiC GFET can provide a lower 3.4 dB ampliﬁcation closer
to the limit frequency at 14.3 GHz ≈ 0.35 · fmax [125].
4.2.2 Analysis of the ampliﬁer noise ﬁgure
The noise ﬁgure of the ampliﬁer in [Paper E] at the design frequency of 1 GHz
was determined as NF = 6.4± 0.4 dB. The measurement was performed with
the Y-factor method, which by deﬁnition amounts to ﬁnding
Y =
PH
PC
=
TH + Tn
TC + Tn
. (4.2)
The hot and cold noise powers, PH and PC , are measured at the output of the
device while presenting the known hot and cold noise temperatures, TH and
TC , at its input. The total noise temperature Tn is solved from Eq. 4.2. To
distinguish the device and measurement receiver noise ﬁgures, the device gain
is de-embedded using the cascade formula [109]. The gain is measured via the
output noise powers with the device and a through connection inserted in the
measurement path, GDUT = (P
′
H − P ′C)/(PH − PC).
To obtain the minimum noise ﬁgure of the GFET itself, the Pospieszalski
noise model was extracted for the complete ampliﬁer. It was assumed in the
extraction that Tg = Ta [139]. Thus, the measured ampliﬁer noise ﬁgure at a
single source impedance at each frequency is enough for the extraction of the
second frequency independent model parameter Td ≈ 23, 000 K. This value of
Td is signiﬁcantly higher than values reported for other GFETs [140], [Paper
F] as well as other FET technologies [112, 113]. Since a satisfactory ﬁt was
obtained, this indicates the lumping of several noise mechanisms into the drain
current source. However, gate leakage current, which can cause an increased
noise ﬁgure in this frequency range [123], was not observed. Instead, the likely
cause of the high Td in [Paper E] is the omission of the substrate resistors Rpg
and Rpd. These have been shown to have a similar eﬀect on the minimum
noise ﬁgure as a conducting gate in [Paper F]. Indeed, for the GFETs on semi-
insulating SiC, lower expected values of Td< 2, 000 K were found even without
the inclusion of the substrate resistors in the model [124,140]. In addition, the
large uncertainty in the extraction of the source resistance for an exfoliated
GFET propagates into the calculated value for Td. To summarise, the slope
of NFmin versus frequency in [Paper E] is likely overestimated.
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Fig. 4.5: Schematic circuits for single-ended a) active and b) resistive GFET mixers.
4.3 Frequency mixers based on GFETs
There are two main operation modes of the frequency mixers shown in Fig. 4.5,
the transconductance (active) mixer and the resistive (passive) mixer. In the
active mixer, the RF signal applied on the gate is mixed with an LO pumped
transconductance waveform. In the resistive mixer, the drain-source resistance
is pumped and mixed with an RF signal applied at the drain. Moreover, the
mixers are divided into fundamental (fIF = fRF − fLO) and subharmonic
(fIF = fRF −2fLO). The active mixer designs are often fundamental, whereas
both fundamental and subharmonic resistive mixers are commonly found. In
any case, all variants require ﬁlter circuitry to separate the LO, RF and IF
signal paths and to apply a DC gate bias. In addition, balanced designs can
be used for improved isolation and linearity [130]. The conversion loss of all
the down-converting resistive GFET mixers discussed below are compared in
Fig. 4.6 to those of other technologies. These results should be compared to
the theoretical minimum conversion loss of 3.9 dB in a resistive mixer [141].
4.3.1 Fundamental mixers
The reported active GFET mixers are limited by the small transconductance
and give CL > 14 dB up to 5 GHz [30,142]. Similarly, the best resistive GFET
mixer also gives CL = 14 dB at 2 GHz and a comparable LO power level [143].
However, these results should also be compared to GaAs FETs, which provide
a CG of ∼ 10 dB in the active mixer operation mode [130].
The IIP3 quality factor, Q(IIP3) = IIP3/PLO, is a useful parameter to
compare the linearity of diﬀerent mixers. This is because an increased LO
power minimises the duration of the LO sweep where the mixer is close to the
nonlinear turn-on region [144]. GaN power devices give high linearity but low
Q(IIP3) since they can withstand a very high LO power [145]. As predicted
in Section 3.7.2, the fundamental GFET resistive mixers [143] outperform the
subharmonic counterparts [83] and [Paper D], and they are comparable to
GaAs technology in terms of linearity, Q(IIP3) ∼ 20 dB [131].
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4.3.2 Subharmonic mixers
Subharmonic mixers are common especially for millimetre waves to relax the
frequency requirement of the high-power LO pump. Furthermore, the larger
frequency separation, fLO ≈ fRF /2, simpliﬁes the ﬁlter design. In particular,
the separation helps to prevent LO leakage through the gate-drain capacitance
to the RF port, which is increasingly severe at higher frequencies. Convention-
ally, the subharmonic resistive GaAs mixers use two HEMTs where the LO is
fed 180 ◦ out of phase to the devices [148]. Similarly, subharmonic diode mix-
ers use an anti-parallel diode pair. As explained in Section 3.7.2, the GFET
uniquely allows subharmonic mixing in a single device. This concept has been
demonstrated using external ﬁlters at 2−5 GHz [32], [Paper D], and in a 30
GHz integrated microstrip mixer based on an exfoliated graphene ﬂake [83].
The frequency of the integrated subharmonic GFET mixer in [Paper C]
is scaled further to fRF = 200 GHz. Based on Section 4.1.1, CPWs were
chosen for the transmission line interconnects and ﬁlters the due to the relaxed
requirement on substrate thickness compared to microstrips. Extensive full-
wave simulations were performed in CST microwave studio (FDTD method) to
verify the single-mode characteristics of the CPW lines and prevent excessive
radiation loss. A photo of the fabricated mixer circuit is shown in Fig. 4.7
and labelled to indicate the physical realisation of the ﬁlters. To suppress the
excitation of substrate modes, the high resistive silicon substrate was lapped
down to a thickness of 100 μm. Airbridges were fabricated using a sacriﬁcial
PMGI layer to ensure the same electrical potential of both groundplanes. The
detailed fabrication parameters for the airbridges are given in Appendix A.
To conﬁrm the millimetre wave CPW design, the full four-port circuit S-
parameters were measured in a break-out conﬁguration where the GFET was
replaced by a through line. Broadband measurements were made up to 145
GHz and in the 140-220 GHz (WR-5) band using 1 mm coaxial and
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Fig. 4.8: Reﬂection S-parameters of the airbridged four-port CPW mixer circuit.
waveguide interface probes, respectively. Six independent on-wafer two-port
measurements were conducted, each with the remaining two ports left open.
Mathematically, an open port amounts to striking the corresponding row and
column in the Z-matrix. In this manner, the four-port Z-matrix was assembled
backwards from the individually measured two-port Z-matrices and converted
to retrieve the 16-element S-matrix. The results are shown in Fig. 4.8 for port
reﬂections and Fig. 4.9 for transmission between the ports.
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Finally, the on-wafer mixer conversion loss was measured to be 29 ± 2 dB
within the RF frequency interval 185-210 GHz using the setup in Fig. 4.10. To
improve the conversion loss, the pumped GFET resistance should resemble a
square wave with a higher on-oﬀ ratio and even on- and oﬀ-state times, i.e., a
bandgap is required for graphene. However, even in the absence of a bandgap,
improved mobility and contact resistance would be advantageous in the GFET
resistive mixer to reduce the LO power required to switch between the on- and
oﬀ-states. In addition, a receiver design was fabricated where the mixer in Fig.
4.7 was cascaded with the IF ampliﬁer in Fig. 4.3 via a DC block capacitor.
However, no functioning circuit could be measured due to the low GFET yield.
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Fig. 4.9: Transmission S-parameters of the airbridged four-port CPW mixer circuit.
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4.4 Quasi-optical THz circuits
The straightforward method for testing devices and circuits in a lab is to con-
nect probes directly to measurement pads on the wafer surface. High-frequency
probes are commercially available up to a frequency of 1 THz. However, they
come with an exponentially increasing price for higher frequency bands.
The most accurate power calibration method for detectors is to mount a
single chip in a waveguide. Similarly, the method of choice for receivers below
1 THz is to couple the power into a waveguide via a horn antenna. An on-chip
probe serves as an eﬃcient transition to couple the linearly polarised electric
ﬁeld to the detector. The drawback is the expensive micromachining required
to fabricate the small dimensions of waveguides above 1 THz. Furthermore,
the thin samples required result in inconvenient mounting of the chips.
One solution is to use a lithographically deﬁned planar antenna integrated
on the same substrate as the detector. The main beam is directed towards
the substrate since it has a higher dielectric constant than air. However, rays
are trapped inside the substrate outside the critical angle, 2 ·Θc, as shown in
Fig. 4.11a). To avoid these internal reﬂections, the substrate is placed onto
an extended hemispherical lens [149] of the same dielectric material, as shown
in Fig. 4.11b). A quasi-optical circuit is designed to match the Gaussian
beam phasefronts from the source to the lens layout to eﬃciently couple the
power, as illustrated in Fig. 4.11c). This approach was used in [Paper B]
to characterise the GFET power detector integrated with a bow-tie antenna
on the substrate and mounted on a hyperhemispherical lens. The antenna
impedance and pattern bandwidths can be wide for self-complimentary planar
antennas, such as in the bow-tie, log-periodic and log-spiral designs [150]. The
lens size has to be adapted to the wavelength for optimum coupling.
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Fig. 4.11: a) Planar antenna radiating on a substrate illustrating the trapped rays.
b) The same planar antenna on a hyperhemispherical lens to prevent reﬂected rays.
c) Quasi-optical circuit used to match the Gaussian beam wavefront from the source
to the lens [Paper B]. The inset shows the bow-tie angle α and the bow-tie length L.
The bow-tie antenna from [Paper B] is illustrated in the inset of Fig. 4.11c).
The outer and inner dimensions yield the upper and lower frequency limits,
respectively, while the angle deﬁnes the real part of the antenna impedance.
The simulated impedance in the lower frequency range of Fig. 4.12a) shows
that this particular design is electrically small at 600 GHz. An electrically
longer bow-tie has an oﬀ-broadside radiation pattern on an inﬁnitely thick
dielectric substrate [151]. However, the radiation pattern of an electrically
short bow-tie on an inﬁnite substrate resembles that of the simple dipole.
This is then steered further towards the perpendicular direction by using the
lens. The high simulated directivity from CST is illustrated in Fig. 4.12b)
using a hyperhemispherical lens with a diameter d = 5 mm.
4.5 Electrical model for FET THz detectors
The plasma-wave theory has been predominantly used to explain the power
detection in FETs [152]. The experimental FET detectors are said to operate
in the so-called broadband detection regime, where a weak gate length and
a strong mobility dependence on the NEP is suggested. Moreover, the the-
ory indicates that the NEP decreases at high frequency where the plasmonic
eﬀect is stronger. The plasmon eﬀects might play a role in dedicated device
structures. However, the NEP compilation in Fig. 4.13 displays no clear-cut
sensitivity enhancement in high mobility III-V heterostructures compared to
CMOS. Furthermore, there is roughly a NEP ∝ f2 trend at high frequencies.
To address these discrepancies between theory and experiment, the Volterra-
based electrical model in [Paper A] was developed. It clariﬁes the inﬂuence of
mobility and RF frequency on the NEP and was used to derive device design
rules, both under conjugately matched conditions and when Rj  Z0. Here,
Rj = 1/gd1 is the real part of the small-signal FET impedance. This situation
is typical for detectors fed by standard probe and antenna impedances, and it
is therefore used as the example in the discussion below.
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4.5.1 Frequency dependence of the NEP
The full frequency dependence of the FET power detector NEP is derived in
[Paper A]. Particularly in the high-frequency limit, f  3 · f3dB , and for drain
coupling of the input RF signal, the model yields the responsivity
βv ≈ 2Z0γ
4π2f2C2gd (RD + Z0)
2 ∝ 1/f2. (4.3)
This relation also applies for the gate coupling of the input RF signal by re-
placing Cgd by Cgs and RD by RS . Likewise, a similar expression holds for
power detector diodes [162], as indicated by the dashed trendline in Fig. 4.13.
The comparison is not strictly quantitative, since the proportionality constant
in Eq. 4.3 depends on the antenna impedance, FET technology and device
dimensions. Similarly, the f3dB point depends on the FET technology and
device dimensions. Thus, it should be noted that the lower limit of validity for
the f2 asymptote is not the same for the diﬀerent technologies in Fig. 4.13.
Performing wideband 50 Ω probed measurements on a single FET eliminates
the listed uncertainties and enables a truly quantitative extraction of the fre-
quency dependence. This veriﬁcation was performed on GFETs up to 67 GHz,
which was ∼ 2.5 · f3dB in [Paper A]. More characterisation is necessary to de-
termine the full frequency dependence between [Paper A] and [Paper B] for
the GFET technology developed in this thesis.
4.5.2 Design and characterisation of GFET detectors
Based on the closed-form expressions for NEP in [Paper A], the signiﬁcance
of the gate length, gate width and mobility was elucidated. The analysis is
based on geometrical scaling for the detector impedance Rj ∝ Lg/Wg, the
intrinsic FET capacitors Cgs ≈ Cgd ∝ Lg × Wg and the series resistances
RS ≈ RD ∝ 1/Wg. In addition, the key roles of the gate bias and the on-oﬀ
ratio for the FET power detector performance are explained.
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Fig. 4.13: Comparison of NEP for GFET detectors in [Paper A] and [Paper B]
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• The NEP for a mismatched FET detector improves when the capacitance
is minimised as Lg → 0 until the fringing ﬁelds sets the lower NEP limit.
• The model predicts a smaller inﬂuence of the gate width on the NEP.
For quasi-optical detectors, narrower FETs have resulted in lower NEP,
which is likely a result of the easier antenna-integration of the FET.
• The mobility dependence is only implicit in the detector impedance Rj .
There is no explicit NEP decrease observed for high-mobility FETs.
• The FET on-oﬀ ratio has a signiﬁcant impact on the NEP. The gate
bias can therefore eﬀectively increase the intrinsic FET impedance while
maintaining a low series resistance. Thus the curvature, γ = gd2/gd1, can
be large close to the threshold even though cold-FETs are linear [131].
A state-of-the art NEP of 40 pW/Hz1/2 at 67 GHz was achieved for GFETs
using the design rules, as shown in Fig. 4.14 [Paper A]. Furthermore, the
NEP of 500 pW/Hz1/2 at 600 GHz in [Paper B] could be improved by down-
scaling the gate length. However, there is an order of magnitude discrepancy
between the GFET and CMOS performance in Fig 4.13. One reason is that
the true optical NEPs are given in this thesis, in contrast to the NEPs reported
for CMOS, which are corrected for quasi-optical losses and the beam proﬁle
shape. Nevertheless, enabling a bandgap in the graphene channel to improve
the GFET curvature is required to compete with CMOS in power detectors.
Finally, it is interesting to compare the GFET NEP to that of commercial
room temperature detectors for laboratory use and THz cameras. These are
based on thermal eﬀects: Erickson metres, Golay cells, pyroelectric detectors
and semiconductor bolometers [163]. They exhibit extremely broadband NEP
of ∼100 pW/Hz1/2, as highlighted by the horizontal line in Fig. 4.13. However,
the thermal processes are orders of magnitude slower than electrical detectors.
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4.6 Graphene antennas for energy harvesting
In addition to high data rate communications links, the Internet of things
is an essential part of the next generation mobile networks. Speciﬁcally, the
machine-to-machine (M2M) communication of sensor readings is predicted to
take place on a massive scale to monitor and control the status of objects
and people. The deployment and maintenance of the sensors are required
to be cheap and eco-friendly, which means that they must be operated self-
sustainable instead of relying on battery power. One option for ubiquitous
sensor deployment in urban environments is to harvest RF energy. However,
new materials are required to realise the omnipresent Internet of things. In
particular, transparent and ﬂexible antennas would enable a diversity of M2M
applications, e.g., on windows, or for wearable devices.
This was the motivation to evaluate the prospects of using graphene dipole
antennas to harvest RF energy for self-sustainable M2M sensors in [Paper I].
The graphene antenna eﬃciency was simulated in Ansys HFSS, and translated
to the harvested power based on experimental ambient RF power levels [164].
Finally, the harvested power was subtracted from the transmitter DC power
consumptions of a current state-of-the-art commercial transceiver [165], and an
ultra-low-power transceiver demonstrated at a research institution [166]. The
dependence of the transceiver net power consumption on the graphene antenna
sheet resistance is shown in Fig. 4.15, under the M2M assumption of one
sensor status transmission per day. Conclusions for the two most interesting
combinations of available power and power consumption are listed below.
• On a location with average RF intensity, SBA, the low-power transceiver
and graphene Rsh < 100 Ω/sq are required for self-sustainable operation.
• On a location with maximum RF intensity, SBA, the commercial transceiver
and graphene Rsh < 5 Ω/sq are required for self-sustainable operation.
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Fig. 4.15: The net power consumption of the transceiver assuming a single data
transmission event per day [Paper I]. Energy is harvested in the communication
frequency bands around 2 GHz using a graphene dipole antenna.
As summarised in Section 3.2.2, special treatments can only reduce the
multilayer CVD graphene sheet resistance to ∼20 Ω/sq. Thus, transparent
antennas with suﬃcient eﬃciency for self-sustainable sensors is currently a
very challenging task, given the available ambient RF power and DC power
consumption of transmitters for M2M systems. Nevertheless, the cost and
ﬂexibility advantages from ink-jet printed, opaque graphene might be used.
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Chapter 5
Conclusions and future
outlook
The objective of this thesis was to advance wafer-scale graphene technology
for microwave and THz applications. To this end, fabrication, characterisation
and modelling of CVD GFETs on silicon substrates for RF applications were
conducted to identify the performance limits of the technology. Furthermore,
both the integrated 200 GHz subharmonic mixer circuit and the 600 GHz
quasi-optical power detector are state-of-the-art GFET demonstrators.
Today, the GFET THz detector operation is ascribed to overdamped plasma-
waves. The take-home message of the plasma-wave theory is that a high car-
rier mobility is the most important factor for sensitive detection. However, the
GFET power detector in [Paper B] performs an order of magnitude worse than
its CMOS counterparts despite the higher mobility. The electrical model for
FET power detectors in [Paper A] aims to explain this discrepancy. Contrary
to previous models, the missing bandgap rather than the mobility is the key
to understanding the inferior GFET detector. Since it is based on the lumped
large-signal FET equivalent circuit, the model lends itself to the derivation of
closed-form expressions for the NEP in the intrinsic capacitances and parasitic
resistances. In contrast to the plasma-wave picture, these equations reveal an
inverse gate length and frequency dependence of the NEP.
Similar to the power detectors, the high conversion loss of the passive
GFET resistive subharmonic mixers in [Paper C] and [Paper D] is not due to
the low mobility. This only increases the demand on the LO sweep power to
pump the mixer between the on- and oﬀ-states. Instead, the ultimate problems
for fundamental and subharmonic resistive GFET mixers reside in the high
series resistance and the missing graphene bandgap, which limit the on- and
oﬀ-states, respectively. The methods of establishing a bandgap in graphene
simultaneously degrade the mobility. This is unfortunate for active GFETs,
which require both a sizeable bandgap and a high mobility. However, even
a bandgap at reduced mobility is a major progress step for the performance
of both GFET power detectors and mixers. Furthermore, the subharmonic
GFET mixers require the gate to be biased at the Dirac voltage. Under this
bias condition, higher levels of third-order intermodulation are generated than
in fundamental resistive mixers operated for minimum conversion loss.
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Contrary to passive applications, high mobility is the key to higher trans-
conductance in active GFETs. Together with a bandgap to reduce the output
conductance this is required to maximise the cutoﬀ frequency and maximum
frequency of oscillation, for which a vast amount of experimental data exists.
However, knowledge of the microwave noise performance of active GFETs is
equally important for the design of LNAs in receiver circuits. For the ﬁrst
time, the full GFET noise parameters are reported in [Paper F]. This enables
the construction of the Pospieszalski and PRC noise models. Similar to the
case of oxide-gated silicon MOSFETs, a low correlation factor is extracted in
the PRC model for the gate and drain noise sources. Future studies have to
fully clarify whether the correlation factor can be improved by higher qual-
ity gate stacks on graphene or if the low correlation factor is a limitation of
the GFET device structure. Additionally, better gate stacks would improve
the CVD GFET mobility. In other words, it is necessary to elucidate if both
the
√
Ids/gm ratio and the correlation factor in GFETs can compete with the
values observed for III-V HEMTs.
Currently, replacements to both the bottom- and top-gate graphene-oxide
interfaces are developed to improve the carrier mobility for active CVDGFETs.
The h-BN dielectric environment is optimal for high-mobility graphene on the
scale of exfoliated ﬂakes. However, there are no procedures for high-quality
layer-by-layer transfer or in situ growth of large-area h-BN and CVD graphene
on a technologically relevant scale. The development of the h-BN technology
is especially important for realising low-noise GFETs. Moreover, by screening
the charged impurities using high-κ ferroelectrics is eﬀective to improve the
mobility only in dirty graphene samples from inherently low levels [Paper H].
In addition to the bandgap and mobility issues, the high contact resistance
is often highlighted as a major obstacle for GFET technology in RF electron-
ics. The bottlenecks of metal contacts have been identiﬁed to a large extent.
However, in CVD graphene processing there is poor reproducibility [Paper G].
A high contact resistance deteriorates the resistive mixer conversion loss, the
detector noise equivalent power and the ampliﬁer noise ﬁgure [Paper E].
Presently, epitaxial GFETs show more reproducible mobility and contact
resistance, and they are more promising than CVD GFETs for high-end RF
circuits. In addition, hydrogen-intercalated bilayer graphene on SiC exhibits
a small bandgap induced by the built-in ﬁeld in the substrate. Still, there is a
large gap in its performance compared to even silicon microwave FETs.
Therefore, the most likely opportunities for CVD graphene are in appli-
cations where current technology performs poorly, in particular, for ﬂexible
electronics. For instance, the potential of graphene antennas for deployment
in a ubiquitous Internet of things scenario is investigated in [Paper I]. In this
context, the inherent versatility in the transfer of CVD graphene to arbi-
trary substrates is a decisive factor. Consequently, the CVD GFET circuits
on silicon presented in this thesis can be viewed as the preamble for ﬂexible
graphene-based terahertz electronics. In addition, the CVD graphene has a
higher potential than SiC graphene for high-end RF GFETs given a signiﬁcant
breakthrough in the growth of graphene and boron nitride heterostructures.
Chapter 6
Summary of appended
papers
This chapter presents a brief summary of the content of the appended papers
and a short description of my contribution to each paper.
Paper A
An Accurate Empirical Model Based on Volterra Series for FET
Power Detectors
In this paper an empirical and equivalent circuit based model for FET power
detectors was presented and experimentally veriﬁed by measurements on GFETs.
Main results are the closed-form expressions for the detector responsivity and
noise equivalent power and the dimensional scaling rules.
My contributions: Initiated the work and derived the model equations. Then
designed, fabricated and characterised the devices to assess the model validity.
Interpreted the results and wrote the paper.
Paper B
Antenna-Integrated 0.6 THz FET Direct Detectors Based on CVD
Graphene
In this paper a state-of-the-art quasi-optical GFET power detector with noise
equivalent power of 500 pW/Hz1/2 at 600 GHz is demonstrated.
My contributions: Main responsible for the device fabrication. Participated
with co-authors in the design, characterisation and writing of the paper.
Paper C
A 185-215 GHz Subharmonic Resistive Graphene FET Integrated
Mixer on Silicon
In this paper the a record high frequency for integrated graphene electronics
is shown. The results show state-of-the-art performance in terms of both
conversion loss and operating frequency.
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My contributions: Main responsible for the circuit fabrication scheme and
the millimetre wave characterisation. Provided regular input during the circuit
design phase and took a leading role in the writing of the paper.
Paper D
Resistive Graphene FET Subharmonic Mixers: Noise and Linearity
Assessment
In this paper the conversion loss, noise ﬁgure and linearity of GFET resistive
mixers in the 2-5 GHz frequency range are reported.
My contributions: Performed the fabrication, characterisation and analysis
together with co-authors. Main responsible for writing the paper.
Paper E
10-dB small-signal graphene FET ampliﬁer
In this paper the ﬁrst GFET ampliﬁer with 10 dB gain and 6.4 dB noise ﬁgure
is reported, fabricated on exfoliated graphene. Tentative noise modelling based
on the Pospieszalski model is performed.
My contributions: Suggested the concept, performed the fabrication and
noise modelling. Took part in the characterisation and wrote the letter.
Paper F
Microwave noise characterization of graphene ﬁeld eﬀect transistors
In this paper the source-pull noise ﬁgure results on a GFET were presented.
After de-embedding the parasitics from the noise parameters, the possibility
of 1-dB noise ﬁgure up to 2 GHz was predicted.
My contributions: Main responsible for arranging the noise measurements.
Provided daily input during the phases of fabrication, data analysis and noise
model development. Took a signiﬁcant role in the writing of the paper.
Paper G
Microwave characterization of Ti/Au-graphene contacts
In this paper microwave measurements on circular TLM structures are used
to model the capacitance associated with the metal-graphene contact.
My contributions: Fabricated and measured the test structures. Performed
the data interpretation together with co-authors and wrote the paper.
Paper H
Eﬀect of ferroelectric substrate on carrier mobility in graphene ﬁeld-
eﬀect transistors
In this paper a mobility enhancement on LiNbO3 by screening of charged
impurity is found at levels below 1,000 cm2/Vs. Moreover, gate oxide quality
is correlated to the graphene mobility via the microwave loss tangent.
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My contributions: Participated in the fabrication and provided feedback
during the data analysis and paper writing.
Paper I
Feasibility of Ambient RF Energy Harvesting for Self-Sustainable
M2M Communications Using Transparent and Flexible Graphene
Antennas
In this paper power budget calculations were performed to assess the viability
of using transparent and ﬂexible graphene antennas to harvest RF energy to
power sensors in ubiquitous use cases in the future Internet of things.
My contributions: Responsible for a major part of the literature study,
coordinated the calculations with input from the co-authors and wrote the paper.
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Appendix A
Recipe CVD GFET circuits
The fabrication steps assumes the grown CVD graphene is transferred to a
10×10 mm2 or 20×20 mm2 high resistivity Si chip with alignment marks.
1 Mesa and nanoconstriction etch
• Spin coat the negative tone ma-N 2401 resist undiluted
at 3000 rpm during 30 s for 100 nm thickness.
• Soft bake on hotplate at 110 ◦C for 60 s.
• E-beam expose pattern proximity corrected using BEAMER
at 100 kV/2 nA with a dose of 400 μC/cm2.
• Develop for 30 s in MF-CD-26, rinse DI, N2 blow dry.
• Resist ash at 50 W RF power/250 mTorr pressure for 5 s.
• Etch graphene at 50 W RF power/50 mTorr pressure for 6 s.
• Ash top resist at 50 W RF power/250 mTorr pressure for 3 s.
• Strip resist in acetone for 5 min at 19 ◦C, rinse IPA, N2 blow dry.
2 Ohmic contact metallisation
• Spin coat copolymer resist diluted in ethyl lactate (10% w/w)
at 3000 rpm during 60 s for 400 nm thickness.
• Soft bake on hotplate at 170 ◦C for 5 min.
• Spin coat AR-P 6200.13 resist diluted 1:2 in anisole (4.3% w/w)
at 4000 rpm during 60 s for 70 nm thickness.
• Soft bake on hotplate at 170 ◦C for 5 min.
• E-beam expose pattern proximity corrected using BEAMER
at 100 kV/10 nA with a dose of 350 μC/cm2.
• Develop AR-P for 45 s in n-Amylacetate, N2 blow dry.
• Develop copolymer for 2 min in MIBK:IPA 1:1, N2 blow dry.
• Evaporate 1 nm Ti/15 nm Pd/100 nm Au.
• Lift-oﬀ in acetone for 10 min at 70 ◦C, rinse IPA, N2 blow dry.
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3 Gate oxide formation
• Anneal in 1000 sccm Ar gas ﬂow for 15 min at 230 ◦C.
• Evaporate 1 nm Al, oxidise on hotplate at 170 ◦C, repeat 4 times.
• Thermal ALD of 176 cycles at 300 ◦C for 15 nm Al2O3.
4 Gate ﬁnger metallisation
• Spin coat, bake, expose and develop according to step 2 .
• Evaporate 250 nm Al/10 nm Ti/50 nm Au.
• Lift-oﬀ in remover mr-Rem 400 for 15 min at 50 ◦C,
rinse acetone and IPA, N2 blow dry.
5 Oxide etch to access ohmic metal layer
• Spin coat S1813 resist at 4000 rpm/30 s for 1.3 μm thickness.
• Soft bake on hotplate at 110 ◦C for 2 min.
• Expose direct laser writer, intensity 100% and focus oﬀset 0%.
• Develop for 60 s in MF319, rinse DI, N2 blow dry.
• Resist ash at 50 W RF power/250 mTorr pressure for 30 s.
• Buﬀered oxide etch (7:1) dip for 30 s, rinse DI, N2 blow dry.
• Ash at 50 W RF power/250 mTorr pressure for 30 s.
• Strip resist in acetone at 70 ◦C for 5 min.
6 Pad and/or antenna metallisation
(feature sizes  5 μm, Au thickness  300 nm)
• Dehydration bake on hotplate at 200 ◦C for 2 min.
• Spin coat HMDS adhesion promoter at 3000 rpm/30 s.
• Spin coat LOR 3B at 4000 rpm/60 s for 400 nm thickness.
• Soft bake on hotplate 200 ◦C for 5 min.
• Spin coat S1805 resist at 4000 rpm/60 s for 500 nm thickness.
• Soft bake on hotplate at 110 ◦C for 60 s.
• Expose direct laser writer, intensity 70% and focus oﬀset 0%.
• Develop S1805 and etch < 1 μm undercut in LOR by MF319
starting with 30 s, rinse DI, N2 blow dry.
• Resist ash at 50 W RF power/250 mTorr pressure for 10 s.
• Evaporate 10 nm Ti/300 nm Au.
• Lift-oﬀ in remover 1165 (or mr-Rem 400) for 15 min at 50 ◦C,
rinse acetone and IPA, N2 blow dry.
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7 Coplanar waveguide circuit metallisation
(feature sizes  5 μm, Au thickness  500 nm)
• Spin coat copolymer resist diluted in ethyl lactate (10% w/w)
at 5000 rpm during 60 s for 300 nm thickness.
• Soft bake on hotplate at 170 ◦C for 5 min.
• Spin coat copolymer resist diluted in ethyl lactate (10% w/w)
at 3000 rpm during 60 s for 400 nm thickness.
• Soft bake on hotplate at 170 ◦C for 5 min.
• Spin coat AR-P 6200.13 resist diluted 1:2 in anisole (4.3% w/w)
at 4000 rpm during 60 s for 70 nm thickness.
• Soft bake on hotplate at 170 ◦C for 5 min.
• E-beam expose pattern proximity corrected using BEAMER
at 100 kV/35 nA with a dose of 350 μC/cm2.
• Develop AR-P for 45 s in n-Amylacetate, N2 blow dry.
• Develop copolymer for 2 min in MIBK:IPA 1:1, N2 blow dry.
• Resist ash at 50 W RF power/250 mTorr pressure for 5 s.
• Evaporate 10 nm Ti/500 nm Au.
• Lift-oﬀ in acetone for 10 min at 70 ◦C, rinse IPA, N2 blow dry.
8 PMGI patterning by e-beam (after lapping)
• Dehydration bake on hotplate at 160 ◦C for 5 min.
• Spin coat PMGI SF11 at 2000 rpm/45 s for 1.2 μm thickness.
• Soft bake on hotplate at 160 ◦C for 10 min.
• E-beam expose pattern proximity corrected using BEAMER
at 100 kV/35 nA with a dose of 850 μC/cm2.
• Develop in 101A starting with 2 min, rinse DI, N2 blow dry.
• Resist ash at 50 W RF power/250 mTorr pressure for 10 s.
• Reﬂow PMGI in oven at 250 ◦C for 30 s.
9 PMGI patterning by laser writer (before lapping)
• Spin coat and bake PMGI according to step 8 .
• Spin coat S1813 resist at 4000 rpm/30 s for 1.3 μm thickness.
• Soft bake on hotplate at 110 ◦C for 2 min.
• Expose direct laser writer, intensity 100% and focus oﬀset 0%.
• Develop the S1813 imaging layer and strip unprotected PMGI
by MF319 for 2 min 15 s, rinse DI, N2 blow dry.
• Ash down the S1813 layer at 50 W RF power/250 mTorr pressure
step-by-step (rate ∼100 nm/min).
• Dip in acetone for 5 s, rinse IPA, N2 blow dry.
• Reﬂow PMGI in oven at 250 ◦C for 30 s.
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10 Airbridge metallisation (before or after lapping)
• Spin coat PMMA A11 resist diluted in anisole (11% w/w)
at 3000 rpm during 45 s for > 2 μm thickness.
• Soft bake on hotplate at 160 ◦C for 10 min.
• E-beam expose pattern proximity corrected using BEAMER
at 100 kV/35 nA with a dose of 1000 μC/cm2.
• Develop in IPA:DI 10:1 for 2 min, rinse IPA, N2 blow dry.
• Resist ash at 50 W RF power/250 mTorr pressure for 20 s.
• Evaporate 10 nm Ti/1000 nm Au.
• Lift-oﬀ in acetone for 10 min at 80 ◦C.
• Strip PMGI in remover 1165 for 10 min at 80 ◦C.
• Rinse in acetone and IPA and N2 blow dry.
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